



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	S08
Core Size	8-Bit
Speed	48MHz
Connectivity	I <sup>2</sup> C, SCI, SPI, USB
Peripherals	LVD, POR, PWM, WDT
Number of I/O	47
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x16b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	81-LBGA
Supplier Device Package	81-MAPBGA (10x10)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mc9s08mm128vmb">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mc9s08mm128vmb</a>

# Contents

1 Devices in the MC9S08MM128 series . . . . .	3	2.10 MCG and External Oscillator (XOSC) Characteristics . . . . .	33
1.1 Pin Assignments . . . . .	6	2.11 AC Characteristics . . . . .	36
1.1.1 64-Pin LQFP . . . . .	6	2.11.1 Control Timing . . . . .	36
1.1.2 80-Pin LQFP . . . . .	8	2.11.2 TPM Timing . . . . .	38
1.1.3 81-Pin MAPBGA . . . . .	9	2.12 SPI Characteristics . . . . .	39
1.2 Pin Assignments by Packages . . . . .	10	2.13 Flash Specifications . . . . .	42
2 Electrical Characteristics . . . . .	13	2.14 USB Electricals . . . . .	43
2.1 Parameter Classification . . . . .	13	2.15 VREF Electrical Specifications . . . . .	44
2.2 Absolute Maximum Ratings . . . . .	14	2.16 TRIAMP Electrical Parameters . . . . .	46
2.3 Thermal Characteristics . . . . .	15	2.17 OPAMP Electrical Parameters . . . . .	47
2.4 ESD Protection Characteristics . . . . .	16	3 Ordering Information . . . . .	48
2.5 DC Characteristics . . . . .	17	3.1 Device Numbering System . . . . .	48
2.6 Supply Current Characteristics . . . . .	20	3.2 Package Information . . . . .	49
2.7 PRACMP Electricals . . . . .	23	3.3 Mechanical Drawings . . . . .	49
2.8 12-Bit DAC Electricals . . . . .	24	4 Revision History . . . . .	49
2.9 ADC Characteristics . . . . .	26		

## Related Documentation

Find the most current versions of all documents at: <http://www.freescale.com>.

### Reference Manual —MC9S08MM128RM

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

# 1 Devices in the MC9S08MM128 series

The following table summarizes the feature set available in the MC9S08MM128 series of MCUs.

**Table 1. MC9S08MM128 series Features by MCU and Package**

Feature	MC9S08MM128			MC9S08MM64	MC9S08MM32	MC9S08MM32A
Pin quantity	81	80	64	64	64	64
FLASH size (bytes)	131072			65535	32768	32768
RAM size (bytes)	12K			12K	4K	2K
Programmable Analog Comparator (PRACMP)	yes			yes	yes	yes
Debug Module (DBG)	yes			yes	yes	yes
Multipurpose Clock Generator (MCG)	yes			yes	yes	yes
Inter-Integrated Communication (IIC)	yes			yes	yes	yes
Interrupt Request Pin (IRQ)	yes			yes	yes	yes
Keyboard Interrupt (KBI)	16	16	6	6	6	6
Port I/O <sup>1</sup>	47	46	33	33	33	33
Dedicated Analog Input Pins	12			12	12	12
Power and Ground Pins	8			8	8	8
Time Of Day (TOD)	yes			yes	yes	yes
Serial Communications (SCI1)	yes			yes	yes	yes
Serial Communications (SCI2)	yes			yes	yes	yes
Serial Peripheral Interface 1 (SPI1 (FIFO))	yes			yes	yes	yes
Serial Peripheral Interface 2 (SPI2)	yes			yes	yes	yes
Carrier Modulator Timer pin (IRO)	yes			yes	yes	yes
TPM input clock pin (TPMCLK)	yes			yes	yes	yes
TPM1 channels	4			4	4	4
TPM2 channels	4	4	2	2	2	2
XOSC1	yes			yes	yes	yes
XOSC2	yes			yes	yes	yes
USB	yes			yes	yes	no
Programmable Delay Block (PDB)	yes			yes	yes	yes
SAR ADC differential channels <sup>2</sup>	4	4	3	3	3	3
SAR ADC single-ended channels	8	8	6	6	6	6
DAC output pin (DACO)	yes			yes	yes	yes
Voltage reference output pin (VREFO)	yes			yes	yes	yes
General Purpose OPAMP (OPAMP)	yes			yes	yes	yes
Trans-Impedance Amplifier (TRIAMP)	yes			yes	yes	yes

<sup>1</sup> Port I/O count does not include two (2) output-only and one (1) input-only pins.

<sup>2</sup> Each differential channel is comprised of 2 pin inputs.




Figure 3. 64-Pin LQFP for MC9S08MM32A devices

## 1.1.2 80-Pin LQFP

The following figure shows the 80-pin LQFP pinout configuration.




Figure 4. 80-Pin LQFP

Table 3. Package Pin Assignments (Continued)

Package			Default Function	ALT1	ALT2	ALT3	Composite Pin Name
81 MAPBGA	80 LQFP	64 LQFP					
J3	30	25	VREFH	—	—	—	VREFH
J4	31	26	VDDA	—	—	—	VDDA
F4	32	27	VSS2	—	—	—	VSS2
J5	33	28	PTB2	EXTAL1	—	—	PTB2/EXTAL1
J6	34	29	PTB3	XTAL1	—	—	PTB3/XTAL1
E4	35	30	VDD2	—	—	—	VDD2
J8	36	31	PTB4	EXTAL2	—	—	PTB4/EXTAL2
J9	37	32	PTB5	XTAL2	—	—	PTB5/XTAL2
G6	38	—	PTB6	KBI1P3	—	—	PTB6/KBI1P3
F7	39	—	PTB7	KBI1P4	—	—	PTB7/KBI1P4
G7	40	33	PTC0	MOSI2	—	—	PTC0/MOSI2
G8	41	34	PTC1	MISO2	—	—	PTC1/MISO2
G9	42	35	PTC2	KBI1P5	SPSCK2	ADP6	PTC2/KBI1P5/SPSCK2/ADP6
H5	43	36	PTC3	KBI1P6	$\overline{SS2}$	ADP7	PTC3/KBI1P6/ $\overline{SS2}$ /ADP7
H6	44	37	PTC4	KBI1P7	CMPP0	ADP8	PTC4/KBI1P7/CMPP0/ADP8
H8	45	38	PTC5	KBI2P0	CMPP1	ADP9	PTC5/KBI2P0/CMPP1/ADP9
H9	46	39	PTC6	KBI2P1	PRACMPO	ADP10	PTC6/KBI2P1/PRACMPO/ADP10
F8	47	40	PTC7	KBI2P2	CLKOUT	ADP11	PTC7/KBI2P2/CLKOUT/ADP11
H7	48	41	PTD0	BKGD	MS	—	PTD0/BKGD/MS
J7	49	42	PTD1	CMPP2	$\overline{RESET}$	—	PTD1/CMPP2/ $\overline{RESET}$
E7	50	43	PTD2	TPM1CH0	—	—	PTD2/TPM1CH0
E8	51	44	PTD3	TPM1CH1	—	—	PTD3/TPM1CH1
F9	52	45	PTD4	SDA	TPM1CH2	—	PTD4/SDA/TPM1CH2
D7	53	46	PTD5	SCL	TPM1CH3	—	PTD5/SCL/TPM1CH3
E9	54	47	PTD6	TX1	—	—	PTD6/TX1
D8	55	48	PTD7	RX1	—	—	PTD7/RX1
D9	56	—	PTE0	KBI2P3	—	—	PTE0/KBI2P3
C9	57	—	PTE1	KBI2P4	—	—	PTE1/KBI2P4
C8	58	—	PTE2	KBI2P5	—	—	PTE2/KBI2P5
B9	59	—	PTE3	KBI2P6	—	—	PTE3/KBI2P6
A9	60	49	PTE4	CMPP3	TPMCLK	IRQ	PTE4/CMPP3/TPMCLK/IRQ

Table 3. Package Pin Assignments (Continued)

Package			Default Function	ALT1	ALT2	ALT3	Composite Pin Name
81 MAPBGA	80 LQFP	64 LQFP					
F5	61	50	VSS3	—	—	—	VSS3
E5	62	51	VDD3	—	—	—	VDD3
C7	63	52	PTE5	TX2	—	—	PTE5/TX2
C6	64	53	PTE6	RX2	—	—	PTE6/RX2
B6	65	—	PTE7	TPM2CH3	—	—	PTE7/TPM2CH3
B8	66	—	PTF0	TPM2CH2	—	—	PTF0/TPM2CH2
B7	67	54	PTF1	RX2	TPM2CH1	—	PTF1/RX2/TPM2CH1
C5	68	55	PTF2	TX2	TPM2CH0	—	PTF2/TX2/TPM2CH0
A8	69	—	PTF3	SCL	—	—	PTF3/SCL
A7	70	—	PTF4	SDA	—	—	PTF4/SDA
B5	71	—	PTF5	KBI2P7	—	—	PTF5/KBI2P7
A6	72	56	VUSB33 <sup>1</sup>	—	—	—	VUSB33
B4	73	57	USB_DM <sup>2</sup>	—	—	—	USB_DM
A4	74	58	USB_DP <sup>3</sup>	—	—	—	USB_DP
A5	75	59	VBUS <sup>4</sup>	—	—	—	VBUS
F6	76	60	VSS1	—	—	—	VSS1
E6	77	61	VDD1	—	—	—	VDD1
A3	78	62	PTF6	MOSI1	—	—	PTF6/MOSI1
B1	79	63	PTF7	MISO1	—	—	PTF7/MISO1
A2	80	64	PTG0	SPSCK1	—	—	PTG0/SPSCK1
B3	—	—	PTG1	—	—	—	PTG1

<sup>1</sup> NC on MC9S08MM32A devices.<sup>2</sup> NC on MC9S08MM32A devices.<sup>3</sup> NC on MC9S08MM32A devices.<sup>4</sup> NC on MC9S08MM32A devices.

## 2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

**Table 5. Absolute Maximum Ratings**

#	Rating	Symbol	Value	Unit
1	Supply voltage	$V_{DD}$	-0.3 to +3.8	V
2	Maximum current into $V_{DD}$	$I_{DD}$	120	mA
3	Digital input voltage	$V_{In}$	-0.3 to $V_{DD} + 0.3$	V
4	Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	$I_D$	$\pm 25$	mA
5	Storage temperature range	$T_{stg}$	-55 to 150	°C

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.

<sup>2</sup> All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

<sup>3</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ).



## 2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

**Table 9. DC Characteristics**

Num	Symbol	Characteristic	Condition	Min	Typ <sup>1</sup>	Max	Unit	C
1	V <sub>DD</sub>	Operating Voltage	—	1.8 <sup>2</sup>	—	3.6	V	—
2	V <sub>OH</sub>	Output high voltage	All I/O pins, low-drive strength					
			V <sub>DD</sub> ≥ 1.8 V, I <sub>Load</sub> = −600 μA	V <sub>DD</sub> − 0.5	—	—	V	C
			All I/O pins, high-drive strength					
			V <sub>DD</sub> ≥ 2.7 V, I <sub>Load</sub> = −10 mA	V <sub>DD</sub> − 0.5	—	—	V	P
			V <sub>DD</sub> ≥ 1.8V, I <sub>Load</sub> = −3 mA	V <sub>DD</sub> − 0.5	—	—	V	C
3	I <sub>OHT</sub>	Output high current	Max total I <sub>OH</sub> for all ports					
			—	—	—	100	mA	D
4	V <sub>OL</sub>	Output low voltage	All I/O pins, low-drive strength					
			V <sub>DD</sub> ≥ 1.8 V, I <sub>Load</sub> = 600 μA	—	—	0.5	V	C
			All I/O pins, high-drive strength					
			V <sub>DD</sub> ≥ 2.7 V, I <sub>Load</sub> = 10 mA	—	—	0.5	V	P
			V <sub>DD</sub> ≥ 1.8 V, I <sub>Load</sub> = 3 mA	—	—	0.5	V	C
5	I <sub>OLT</sub>	Output low current	Max total I <sub>OL</sub> for all ports	—	—	100	mA	D
6	V <sub>IH</sub>	Input high voltage all digital inputs						
		all digital inputs, V <sub>DD</sub> > 2.7 V	0.70 x V <sub>DD</sub>	—	—	V	P	
		all digital inputs, 2.7 V > V <sub>DD</sub> ≥ 1.8 V	0.85 x V <sub>DD</sub>	—	—	V	P	

Table 9. DC Characteristics (Continued)

Num	Symbol	Characteristic	Condition	Min	Typ <sup>1</sup>	Max	Unit	C
7	$V_{IL}$	Input low voltage all digital inputs						
			all digital inputs, $V_{DD} > 2.7\text{ V}$	—	—	$0.35 \times V_{DD}$	V	P
			all digital inputs, $2.7 > V_{DD} \geq 1.8\text{ V}$	—	—	$0.30 \times V_{DD}$	V	P
8	$V_{hys}$	Input hysteresis all digital inputs	—	$0.06 \times V_{DD}$	—	—	mV	C
9	$ I_{In} $	Input leakage current all input only pins (Per pin)	$V_{In} = V_{DD}$ or $V_{SS}$	—	—	0.5	$\mu\text{A}$	P
10	$ I_{OZ} $	Hi-Z (off-state) leakage current <sup>3</sup> all digital input/output (per pin)	$V_{In} = V_{DD}$ or $V_{SS}$	—	0.003	0.5	$\mu\text{A}$	P
11	$R_{PU}$	Pull-up resistors	—	17.5	—	52.5	$\text{k}\Omega$	P
12	$R_{PD}$	Internal pull-down resistors <sup>4</sup>	—	17.5	—	52.5	$\text{k}\Omega$	P
13	$I_{IC}$	DC injection current <sup>5, 6, 7</sup> Single pin limit						
			$V_{SS} > V_{IN} > V_{DD}$	−0.2	—	0.2	mA	D
			Total MCU limit, includes sum of all stressed pins					
			$V_{SS} > V_{IN} > V_{DD}$	−5	—	5	mA	D
14	$C_{In}$	Input Capacitance, all pins	—	—	—	8	pF	C
15	$V_{RAM}$	RAM retention voltage	—	—	0.6	1.0	V	C
16	$V_{POR}$	POR re-arm voltage <sup>8</sup>	—	0.9	1.4	1.79	V	C
17	$t_{POR}$	POR re-arm time	—	10	—	—	$\mu\text{s}$	D
18	$V_{LVDH}$ <sup>9</sup>	Low-voltage detection threshold — high range	$V_{DD}$ falling					
			—	2.11	2.16	2.22	V	P
			$V_{DD}$ rising					
			—	2.16	2.23	2.27	V	P
19	$V_{LVDL}$	Low-voltage detection threshold — low range <sup>9</sup>	$V_{DD}$ falling					
			—	1.80	1.84	1.88	V	P
			$V_{DD}$ rising					
			—	1.88	1.93	1.96	V	P

## 2.6 Supply Current Characteristics

Table 10. Supply Current Characteristics

#	Symbol	Parameter	Bus Freq	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max	Unit	Temp (°C)	C
1	R <sub>IDD</sub>	Run supply current	FEI mode; all modules ON <sup>2</sup>						
			24 MHz	3	20	24	mA	–40 to 25	P
			24 MHz	3	20	24	mA	105	P
			20 MHz	3	18	—	mA	–40 to 105	T
			8 MHz	3	8	—	mA	–40 to 105	T
			1 MHz	3	1.8	—	mA	–40 to 105	T
2	R <sub>IDD</sub>	Run supply current	FEI mode; all modules OFF <sup>3</sup>						
			24 MHz	3	12.3	14.1	mA	–40 to 105	C
			20 MHz	3	10.5	—	mA	–40 to 105	T
			8 MHz	3	4.8	—		–40 to 105	T
			1 MHz	3	1.3	—	mA	–40 to 105	T
3	R <sub>IDD</sub>	Run supply current	LPS=0; all modules OFF <sup>3</sup>						
			16 kHz FBILP	3	153	222	μA	–40 to 105	T
			16 kHz FBELP	3	143	200	μA	–40 to 105	T
4	R <sub>IDD</sub>	Run supply current	LPS=1, all modules OFF <sup>3</sup>						
			16 kHz FBELP	3	20	26	μA	0 to 70	T
			16 kHz FBELP	3	20	70	μA	–40 to 105	T

Table 10. Supply Current Characteristics (Continued)

#	Symbol	Parameter	Bus Freq	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max	Unit	Temp (°C)	C
8	S3I <sub>DD</sub>	Stop3 mode No clocks active supply current <sup>4</sup>							
			N/A	3	0.55	0.9	μA	–40 to 25	P
			N/A	3	5.5	8.9	μA	70	C
			N/A	3	14	18	μA	85	C
			N/A	3	37	42	μA	105	P
			N/A	2	0.35	0.5	μA	–40 to 25	C
			N/A	2	3.8	6.8	μA	70	C
			N/A	2	14	20	μA	85	C
			N/A	2	25	46	μA	105	C

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

<sup>2</sup> ON = System Clock Gating Control registers turn on system clock to the corresponding modules.

<sup>3</sup> OFF = System Clock Gating Control registers turn off system clock to the corresponding modules.

<sup>4</sup> All digital pins must be configured to a known state to prevent floating pins from adding current. Smaller packages may have some pins that are not bonded out; however, software must still be configured to the largest pin package available so that all pins are in a known state. Otherwise, floating pins that are not bonded in the smaller packages may result in a higher current draw.

NOTE: I/O pins are configured to output low, input-only pins are configured to pullup enabled. IRO pin connects to ground. TRIAMPx, OPAMPx, DAC0, and VREFO pins are at reset state and unconnected.

Table 11. Typical Stop Mode Adders

#	Parameter	Condition	Temperature (°C)					Units	C
			–40	25	70	85	105		
1	LPO	—	50	75	100	150	250	nA	D
2	EREFSTEN	RANGE = HGO = 0	600	650	750	850	1000	nA	D
3	IREFSTEN <sup>1</sup>	—	—	73	80	92	125	μA	T
4	TOD	Does not include clock source current	50	75	100	150	250	nA	D
5	PRACMP <sup>1</sup>	Not using the bandgap (BGBE = 0)	30	35	40	55	75	μA	T
6	ADC <sup>1</sup>	ADLPC = ADLSMP = 1 Not using the bandgap (BGBE = 0)	190	195	210	220	260	μA	T

## 2.8 12-Bit DAC Electricals

Table 13. DAC 12LV Operating Requirements

#	Characteristic	Symbol	Min	Max	Unit	C	Notes
1	Supply voltage	$V_{DDA}$	1.8	3.6	V	P	
2	Reference voltage	$V_{DACR}$	1.15	3.6	V	C	
3	Temperature	$T_A$	-40	105	°C	C	
4	Output load capacitance	$C_L$	—	100	pF	C	A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.
5	Output load current	$I_L$	—	1	mA	C	

Table 14. DAC 12-Bit Operating Behaviors

#	Characteristic	Symbol	Min	Typ	Max	Unit	C	Notes
1	Resolution	N	12	—	12	bit	T	
2	Supply current low-power mode	$I_{DDA\_DACLP}$	—	50	100	μA	T	
3	Supply current high-power mode	$I_{DDA\_DACHP}$	—	345	500	μA	T	
4	Full-scale Settling time (±1 LSB) (0x080 to 0xF7F or 0xF7F to 0x080) low-power mode	$T_{FSLP}$	—	—	200	μs	T	<ul style="list-style-type: none"> <li><math>V_{DDA} = 3\text{ V}</math> or <math>2.2\text{ V}</math></li> <li><math>V_{REFSEL} = 1</math></li> <li>Temperature = <math>25^\circ\text{C}</math></li> </ul>
5	Full-scale Settling time (±1 LSB) (0x080 to 0xF7F or 0xF7F to 0x080) high-power mode	$T_{FSHP}$	—	—	30	μs	T	<ul style="list-style-type: none"> <li><math>V_{DDA} = 3\text{ V}</math> or <math>2.2\text{ V}</math></li> <li><math>V_{REFSEL} = 1</math></li> <li>Temperature = <math>25^\circ\text{C}</math></li> </ul>
6	Code-to-code Settling time (±1 LSB) (0xBF8 to 0xC08 or 0xC08 to 0xBF8) low-power mode	$T_{SC-LP}$	—	—	5	μs	T	<ul style="list-style-type: none"> <li><math>V_{DDA} = 3\text{ V}</math> or <math>2.2\text{ V}</math></li> <li><math>V_{REFSEL} = 1</math></li> <li>Temperature = <math>25^\circ\text{C}</math></li> </ul>
7	Code-to-code Settling time (±1 LSB) (0xBF8 to 0xC08 or 0xC08 to 0xBF8) high-power mode (3 V at Room Temperature)	$T_{SC-HP}$	—	1	—	μs	T	<ul style="list-style-type: none"> <li><math>V_{DDA} = 3\text{ V}</math> or <math>2.2\text{ V}</math></li> <li><math>V_{REFSEL} = 1</math></li> <li>Temperature = <math>25^\circ\text{C}</math></li> </ul>
8	DAC output voltage range low (high-power mode, no load, DAC set to 0) (3 V at Room Temperature)	$V_{dacoutl}$	—	—	100	mV	T	

Table 15. 16-Bit ADC Operating Conditions (Continued)

#	Symb	Characteristic	Conditions	Min	Typ <sup>1</sup>	Max	Unit	C	Comment
10	$f_{ADCK}$	ADC Conversion Clock Frequency							
		ADLPC=0, ADHSC=1		1.0	—	8.0	MHz	D	
		ADLPC=0, ADHSC=0		1.0	—	5.0	MHz	D	
		ADLPC=1, ADHSC=0		1.0	—	2.5	MHz	D	

<sup>1</sup> Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK}=1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> DC potential difference.




Figure 7. ADC Input Impedance Equivalency Diagram

**Table 16. 16-Bit SAR ADC Characteristics full operating range**  
**( $V_{REFH} = V_{DDA}$ ,  $> 1.8$ ,  $V_{REFL} = V_{SSA} \leq 8$  MHz,  $-40$  to  $85$  °C)**

#	Characteristic	Conditions <sup>1</sup>	Symb	Min	Typ <sup>2</sup>	Max	Unit	C	Comment
1	Supply Current	ADLPC=1, ADHSC=0	I <sub>DDAD</sub>	—	215	—	μA	T	ADLSMP =0 ADCO=1
		ADLPC=0, ADHSC=0		—	470	—			
		ADLPC=0, ADHSC=1		—	610	—			
2	Supply Current	Stop, Reset, Module Off	I <sub>DDAD</sub>	—	0.01	—	μA	T	
3	ADC Asynchronous Clock Source	ADLPC=1, ADHSC=0	f <sub>ADACK</sub>	—	2.4	—	MHz	C	t <sub>ADACK</sub> = 1/f <sub>ADACK</sub>
		ADLPC=0, ADHSC=0		—	5.2	—			
		ADLPC=0, ADHSC=1		—	6.2	—			
4	Sample Time	See Reference Manual for sample times							
5	Conversion Time	See Reference Manual for conversion times							
6	Total Unadjusted Error	16-bit differential mode 16-bit single-ended mode	TUE	— —	±16 ±20	+48/ –40 +56/ –28	LSB <sup>3</sup>	T	32x Hardware Averaging (AVGE = %1 AVGS = %11)
		13-bit differential mode 12-bit single-ended mode		— —	±1.5 ±1.75	±3.0 ±3.5		T	
		11-bit differential mode 10-bit single-ended mode		— —	±0.7 ±0.8	±1.5 ±1.5		T	
		9-bit differential mode 8-bit single-ended mode		— —	±0.5 ±0.5	±1.0 ±1.0		T	
7	Differential Non-Linearity	16-bit differential mode 16-bit single-ended mode	DNL	— —	±2.5 ±2.5	+5/–3 +5/–3	LSB <sup>2</sup>	T	
		13-bit differential mode 12-bit single-ended mode		— —	±0.7 ±0.7	±1 ±1		T	
		11-bit differential mode 10-bit single-ended mode		— —	±0.5 ±0.5	±0.75 ±0.75		T	
		9-bit differential mode 8-bit single-ended mode		— —	±0.2 ±0.2	±0.5 ±0.5		T	

**Table 17. 16-bit SAR ADC Characteristics full operating range**  
**( $V_{REFH} = V_{DDA} \geq 2.7\text{ V}$ ,  $V_{REFL} = V_{SSA}$ ,  $f_{ADACK} \leq 4\text{ MHz}$ ,  $ADHSC = 1$ )**

#	Characteristic	Conditions <sup>1</sup>	Symb	Min	Typ <sup>2</sup>	Max	Unit	C	Comment
1	Total Unadjusted Error	16-bit differential mode 16-bit single-ended mode	TUE	— —	$\pm 16$ $\pm 20$	$+24/-24$ $+32/-20$	LSB <sup>3</sup>	T	32x Hardware Averaging (AVGE = %1 AVGS = %11)
		13-bit differential mode 12-bit single-ended mode		— —	$\pm 1.5$ $\pm 1.75$	$\pm 2.0$ $\pm 2.5$		T	
		11-bit differential mode 10-bit single-ended mode		— —	$\pm 0.7$ $\pm 0.8$	$\pm 1.0$ $\pm 1.25$		T	
		9-bit differential mode 8-bit single-ended mode		— —	$\pm 0.5$ $\pm 0.5$	$\pm 1.0$ $\pm 1.0$		T	
2	Differential Non-Linearity	16-bit differential mode 16-bit single-ended mode	DNL	— —	$\pm 2.5$ $\pm 2.5$	$\pm 3$ $\pm 3$	LSB <sup>2</sup>	T	
		13-bit differential mode 12-bit single-ended mode		— —	$\pm 0.7$ $\pm 0.7$	$\pm 1$ $\pm 1$		T	
		11-bit differential mode 10-bit single-ended mode		— —	$\pm 0.5$ $\pm 0.5$	$\pm 0.75$ $\pm 0.75$		T	
		9-bit differential mode 8-bit single-ended mode		— —	$\pm 0.2$ $\pm 0.2$	$\pm 0.5$ $\pm 0.5$		T	
3	Integral Non-Linearity	16-bit differential mode 16-bit single-ended mode	INL	— —	$\pm 6.0$ $\pm 10.0$	$\pm 12.0$ $\pm 16.0$	LSB <sup>2</sup>	T	
		13-bit differential mode 12-bit single-ended mode		— —	$\pm 1.0$ $\pm 1.0$	$\pm 2.0$ $\pm 2.0$		T	
		11-bit differential mode 10-bit single-ended mode		— —	$\pm 0.5$ $\pm 0.5$	$\pm 1.0$ $\pm 1.0$		T	
		9-bit differential mode 8-bit single-ended mode		— —	$\pm 0.3$ $\pm 0.3$	$\pm 0.5$ $\pm 0.5$		T	
4	Zero-Scale Error	16-bit differential mode 16-bit single-ended mode	E <sub>ZS</sub>	— —	$\pm 4.0$ $\pm 4.0$	$+16/0$ $+16/-8$	LSB <sup>2</sup>	T	$V_{ADIN} = V_{SSA}$
		13-bit differential mode 12-bit single-ended mode		— —	$\pm 0.7$ $\pm 0.7$	$\pm 2.0 \pm 2.0$		T	
		11-bit differential mode 10-bit single-ended mode		— —	$\pm 0.4$ $\pm 0.4$	$\pm 1.0$ $\pm 1.0$		T	
		9-bit differential mode 8-bit single-ended mode		— —	$\pm 0.2$ $\pm 0.2$	$\pm 0.5$ $\pm 0.5$		T	



**Table 17. 16-bit SAR ADC Characteristics full operating range**  
**( $V_{REFH} = V_{DDA} \geq 2.7\text{ V}$ ,  $V_{REFL} = V_{SSA}$ ,  $f_{ADACK} \leq 4\text{ MHz}$ ,  $ADHSC = 1$ ) (Continued)**

#	Characteristic	Conditions <sup>1</sup>	Symb	Min	Typ <sup>2</sup>	Max	Unit	C	Comment
5	Full-Scale Error	16-bit differential mode 16-bit single-ended mode	$E_{FS}$	— —	+8/0 +12/0	+24/0 +24/0	LSB <sup>2</sup>	T	$V_{ADIN} = V_{DDA}$
		13-bit differential mode 12-bit single-ended mode		— —	$\pm 0.7$ $\pm 0.7$	$\pm 2.0$ $\pm 2.5$		T	
		11-bit differential mode 10-bit single-ended mode		— —	$\pm 0.4$ $\pm 0.4$	$\pm 1.0$ $\pm 1.0$		T	
		9-bit differential mode 8-bit single-ended mode		— —	$\pm 0.2$ $\pm 0.2$	$\pm 0.5$ $\pm 0.5$		T	
6	Quantization Error	16-bit modes	$E_Q$	—	–1 to 0	—	LSB <sup>2</sup>	D	
		$\leq 13$ -bit modes		—	—	$\pm 0.5$			
7	Effective Number of Bits	16-bit differential mode Avg=32	$ENOB$	14.3	14.5	—	Bits	C	$F_{in} = F_{sample}/10$ 0
		Avg=16		13.8	14.0	—			
		Avg=8		13.4	13.7	—			
		Avg=4		13.1	13.4	—			
		Avg=1		12.4	12.6	—			
8	Signal to Noise plus Distortion	See ENOB	$SINAD$	$SINAD = 6.02 \cdot ENOB + 1.76$			dB		
9	Total Harmonic Distortion	16-bit differential mode Avg=32	THD	—	–95.8	–90.4	dB	C	$F_{in} = F_{sample}/10$ 0
		16-bit single-ended mode Avg=32		—	—	—		D	
10	Spurious Free Dynamic Range	16-bit differential mode Avg=32	SFDR	91.0	96.5	—	dB	C	$F_{in} = F_{sample}/10$ 0
		16-bit single-ended mode Avg=32		—	—	—		D	
11	Input Leakage Error	all modes	$E_{IL}$	$I_{in} \cdot R_{AS}$			mV	D	$I_{in}$ = leakage current (refer to DC characteristics)

<sup>1</sup> All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$

<sup>2</sup> Typical values assume  $V_{DDA} = 3.0\text{ V}$ , Temp = 25°C,  $f_{ADCK} = 2.0\text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>3</sup> 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$

## 2.10 MCG and External Oscillator (XOSC) Characteristics

Table 18. MCG (Temperature Range = –40 to 105°C Ambient)

#	Rating	Symbol	Min	Typical	Max	Unit	C
1	Internal reference startup time	$t_{irefst}$	—	55	100	$\mu s$	D
2	Average internal reference frequency	$f_{int\_ft}$	—	31.25	—	kHz	C
			31.25	—	39.0625		C
3	DCO output frequency range — trimmed	$f_{dco\_t}$	16	—	20	MHz	C
			32	—	40		C
			40	—	60		C
4	Resolution of trimmed DCO output frequency at fixed voltage and temperature	with FTRIM	—	$\pm 0.1$	$\pm 0.2$	% $f_{dco}$	C
		without FTRIM	—	$\pm 0.2$	$\pm 0.4$		C
5	Total deviation of trimmed DCO output frequency over voltage and temperature	$\Delta f_{dco\_t}$	—	$\pm 1.0$	$\pm 2$	% $f_{dco}$	P
			—	$\pm 0.5$	$\pm 1$		C
6	Acquisition time	FLL <sup>2</sup>	—	—	1	ms	C
		PLL <sup>3</sup>	—	—	1		D
7	Long term Jitter of DCO output clock (averaged over 2mS interval) <sup>4</sup>	$C_{jitter}$	—	0.02	0.2	% $f_{dco}$	C
8	VCO operating frequency	$f_{vco}$	7.0	—	55.0	MHz	D
9	PLL reference frequency range	$f_{pll\_ref}$	1.0	—	2.0	MHz	D
10	Jitter of PLL output clock measured over 625ns <sup>5</sup>	Long term $f_{pll\_jitter\_625ns}$	—	0.566 <sup>4</sup>	—	% $f_{pll}$	D
11	Lock frequency tolerance	Entry <sup>6</sup> $D_{lock}$	$\pm 1.49$	—	$\pm 2.98$	%	D
		Exit <sup>7</sup> $D_{unl}$	$\pm 4.47$	—	$\pm 5.97$		D
12	Lock time	FLL $t_{fll\_lock}$	—	—	$t_{fll\_acquire} + 1075(1/f_{int\_t})$	s	D
		PLL $t_{pll\_lock}$	—	—	$t_{pll\_acquire} + 1075(1/f_{pll\_ref})$		D
13	Loss of external clock minimum frequency - RANGE = 0	$f_{loc\_low}$	$(3/5) \times f_{int\_t}$	—	—	kHz	D
14	Loss of external clock minimum frequency - RANGE = 1	$f_{loc\_high}$	$(16/5) \times f_{int\_t}$	—	—	kHz	D

<sup>1</sup> This should not exceed the maximum CPU frequency for this device which is 48 MHz.


<sup>2</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

## 2.11.2 TPM Timing


Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

**Table 21. TPM Input Timing**

#	C	Function	Symbol	Min	Max	Unit
1	—	External clock frequency	$f_{\text{TPMext}}$	dc	$f_{\text{Bus}}/4$	MHz
2	—	External clock period	$t_{\text{TPMext}}$	4	—	$t_{\text{cyc}}$
3	D	External clock high time	$t_{\text{clkh}}$	1.5	—	$t_{\text{cyc}}$
4	D	External clock low time	$t_{\text{clkl}}$	1.5	—	$t_{\text{cyc}}$
5	D	Input capture pulse width	$t_{\text{ICPW}}$	1.5	—	$t_{\text{cyc}}$



**Figure 10. Timer External Clock**



**Figure 11. Timer Input Capture Pulse**

## 2.12 SPI Characteristics

Table 22 and Figure 12 through Figure 15 describe the timing requirements for the SPI system.

**Table 22. SPI Timing**

No. <sup>1</sup>	Characteristic <sup>2</sup>	Symbol	Min	Max	Unit	C
1	Operating frequency Master Slave	$f_{op}$	$f_{Bus}/2048$ 0	$f_{Bus}/2$ $f_{Bus}/4$	Hz Hz	D
2	SPSCK period Master Slave	$t_{SPSCK}$	2 4	2048 —	$t_{cyc}$ $t_{cyc}$	D
3	Enable lead time Master Slave	$t_{Lead}$	1/2 1	— —	$t_{SPSCK}$ $t_{cyc}$	D
4	Enable lag time Master Slave	$t_{Lag}$	1/2 1	— —	$t_{SPSCK}$ $t_{cyc}$	D
5	Clock (SPSCK) high or low time Master Slave	$t_{WSPSCK}$	$t_{cyc} - 30$ $t_{cyc} - 30$	$1024 t_{cyc}$ —	ns ns	D
6	Data setup time (inputs) Master Slave	$t_{SU}$ $t_{SU}$	15 15	— —	ns ns	D
7	Data hold time (inputs) Master Slave	$t_{HI}$ $t_{HI}$	0 25	— —	ns ns	D
8	Slave access time <sup>3</sup>	$t_a$	—	1	$t_{cyc}$	D
9	Slave MISO disable time <sup>4</sup>	$t_{dis}$	—	1	$t_{cyc}$	D
10	Data valid (after SPSCK edge) Master Slave	$t_v$	— —	25 25	ns ns	D
11	Data hold time (outputs) Master Slave	$t_{HO}$	0 0	— —	ns ns	D
12	Rise time Input Output	$t_{RI}$ $t_{RO}$	— —	$t_{cyc} - 25$ 25	ns ns	D
13	Fall time Input Output	$t_{FI}$ $t_{FO}$	— —	$t_{cyc} - 25$ 25	ns ns	D

<sup>1</sup> Numbers in this column identify elements in Figure 12 through Figure 15.

<sup>2</sup> All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless noted; 100 pF load on all SPI pins. All timing assumes slew rate control disabled and high drive strength enabled for SPI output pins.

<sup>3</sup> Time to data active from high-impedance state.

<sup>4</sup> Hold time to high-impedance state.





Figure 16. Typical VREF Output vs. Temperature

Figure 17. Typical VREF Output vs.  $V_{DD}$