



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	S08
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 6x16b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08mm32aclh

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Devices in the MC9S08MM128 series

The following table summarizes the feature set available in the MC9S08MM128 series of MCUs.

Table 1. MC9S08MM128 series Features by MCU and Package

Feature	МС	9S08MN	1128	MC9S08MM64	MC9S08MM32	MC9S08MM32A
Pin quantity	81	80	64	64	64	64
FLASH size (bytes)		131072		65535	32768	32768
RAM size (bytes)	12K			12K	4K	2K
Programmable Analog Comparator (PRACMP)		yes		yes	yes	yes
Debug Module (DBG)		yes		yes	yes	yes
Multipurpose Clock Generator (MCG)		yes		yes	yes	yes
Inter-Integrated Communication (IIC)		yes		yes	yes	yes
Interrupt Request Pin (IRQ)		yes		yes	yes	yes
Keyboard Interrupt (KBI)	16	16	6	6	6	6
Port I/O ¹	47	46	33	33	33	33
Dedicated Analog Input Pins		12		12	12	12
Power and Ground Pins		8		8	8	8
Time Of Day (TOD)		yes		yes	yes	yes
Serial Communications (SCI1)		yes		yes	yes	yes
Serial Communications (SCI2)		yes		yes	yes	yes
Serial Peripheral Interface 1 (SPI1 (FIFO))		yes		yes	yes	yes
Serial Peripheral Interface 2 (SPI2)		yes		yes	yes	yes
Carrier Modulator Timer pin (IRO)		yes		yes	yes	yes
TPM input clock pin (TPMCLK)		yes		yes	yes	yes
TPM1 channels		4		4	4	4
TPM2 channels	4	4	2	2	2	2
XOSC1		yes		yes	yes	yes
XOSC2		yes		yes	yes	yes
USB		yes		yes	yes	no
Programmable Delay Block (PDB)		yes		yes	yes	yes
SAR ADC differential channels ²	4	4	3	3	3	3
SAR ADC single-ended channels	8	8	6	6	6	6
DAC ouput pin (DACO)		yes		yes	yes	yes
Voltage reference output pin (VREFO)		yes		yes	yes	yes
General Purpose OPAMP (OPAMP)		yes		yes	yes	yes
Trans-Impedance Amplifier (TRIAMP)		yes		yes	yes	yes

Port I/O count does not include two (2) output-only and one (1) input-only pins.

² Each differential channel is comprised of 2 pin inputs.

Devices in the MC9S08MM128 series

A complete description of the modules included on each device is provided in the following table.

Table 2. Versions of On-Chip Modules

Analog-to-Digital Converter (ADC16) General Purpose Operational Amplifier (OPAMP) Trans-Impedance Operational Amplifier (TRIAMP) Digital to Analog Converter (DAC)	1 1 1 1
Trans-Impedance Operational Amplifier (TRIAMP) Digital to Analog Converter (DAC)	1 1 1
Digital to Analog Converter (DAC)	1
<u> </u>	1
Programmable Delay Block	
Inter-Integrated Circuit (IIC)	3
Central Processing Unit (CPU)	5
On-Chip In-Circuit Debug/Emulator (DBG)	3
Multi-Purpose Clock Generator (MCG)	3
Low Power Oscillator (XOSCVLP)	1
Carrier Modulator Timer (CMT)	1
Programable Analog Comparator (PRACMP)	1
Serial Communications Interface (SCI)	4
Serial Peripheral Interface (SPI)	5
Time of Day (TOD)	1
Universal Serial Bus (USB) ¹	1
Timer Pulse-Width Modulator (TPM)	3
System Integration Module (SIM)	1
Cyclic Redundancy Check (CRC)	3
Keyboard Interrupt (KBI)	2
Voltage Reference (VREF)	1
Voltage Regulator (VREG)	1
Interrupt Request (IRQ)	3
Flash Wrapper	1
GPIO	2
Port Control	1

¹ USB Module not available on MC9S08MM32A devices.

The block diagram in Figure 1 shows the structure of the MC9S08MM128 series MCU.




Figure 3. 64-Pin LQFP for MC9S08MM32A devices

1.1.3 81-Pin MAPBGA

The following figure shows the 81-pin MAPBGA pinout configuration.

	1	2	3	4	5	6	7	8	9
Α	IRO	PTG0	PTF6	USB_DP	VBUS	VUSB33	PTF4	PTF3	PTE4
В	PTF7	PTA0	PTG1	USB_DM	PTF5	PTE7	PTF1	PTF0	PTE3
С	PTA4	PTA5	PTA6	PTA1	PTF2	PTE6	PTE5	PTE2	PTE1
D	INP1-	PTA7	PTB0	PTB1	PTA2	PTA3	PTD5	PTD7	PTE0
Е	OUT1	VINN1	OUT2	VDD2	VDD3	VDD1	PTD2	PTD3	PTD6
F	VINP1	TRIOUT1	INP2-	VSS2	VSS3	VSS1	PTB7	PTC7	PTD4
G	DADP0	DACO	TRIOUT2	VINN2	VREFO	PTB6	PTC0	PTC1	PTC2
н	DADM0	DADM1	DADP1	VINP2	PTC3	PTC4	PTD0	PTC5	PTC6
J	VSSA	VREFL	VREFH	VDDA	PTB2	PTB3	PTD1	PTB4	PTB5

Figure 5. 81-Pin MAPBGA

Table 3. Package Pin Assignments (Continued)

Pa	ackag	е					
81 MAPBGA	80 LQFP	64 LQFP	Default Function	ALT1	ALT2	ALT3	Composite Pin Name
J3	30	25	VREFH	_	_	_	VREFH
J4	31	26	VDDA	_	_	_	VDDA
F4	32	27	VSS2	_	_	_	VSS2
J5	33	28	PTB2	EXTAL1	_	_	PTB2/EXTAL1
J6	34	29	PTB3	XTAL1	_	_	PTB3/XTAL1
E4	35	30	VDD2	_	_	_	VDD2
J8	36	31	PTB4	EXTAL2	_	_	PTB4/EXTAL2
J9	37	32	PTB5	XTAL2	_	_	PTB5/XTAL2
G6	38	_	PTB6	KBI1P3	_	_	PTB6/KBI1P3
F7	39	_	PTB7	KBI1P4	_	_	PTB7/KBI1P4
G7	40	33	PTC0	MOSI2	_	_	PTC0/MOSI2
G8	41	34	PTC1	MISO2	_	_	PTC1/MISO2
G9	42	35	PTC2	KBI1P5	SPSCK2	ADP6	PTC2/KBI1P5/SPSCK2/ADP6
H5	43	36	PTC3	KBI1P6	SS2	ADP7	PTC3/KBI1P6/SS2/ADP7
H6	44	37	PTC4	KBI1P7	CMPP0	ADP8	PTC4/KBI1P7/CMPP0/ADP8
H8	45	38	PTC5	KBI2P0	CMPP1	ADP9	PTC5/KBI2P0/CMPP1/ADP9
H9	46	39	PTC6	KBI2P1	PRACMPO	ADP10	PTC6/KBI2P1/PRACMPO/ADP10
F8	47	40	PTC7	KBI2P2	CLKOUT	ADP11	PTC7/KBI2P2/CLKOUT/ADP11
H7	48	41	PTD0	BKGD	MS	_	PTD0/BKGD/MS
J7	49	42	PTD1	CMPP2	RESET	_	PTD1/CMPP2/RESET
E7	50	43	PTD2	TPM1CH0	_	_	PTD2TPM1CH0
E8	51	44	PTD3	TPM1CH1	_	_	PTD3/TPM1CH1
F9	52	45	PTD4	SDA	TPM1CH2	_	PTD4/SDA/TPM1CH2
D7	53	46	PTD5	SCL	TPM1CH3	_	PTD5/SCL/TPM1CH3
E9	54	47	PTD6	TX1	_	_	PTD6/TX1
D8	55	48	PTD7	RX1	_	_	PTD7/RX1
D9	56	_	PTE0	KBI2P3	_	_	PTE0/KBI2P3
C9	57	_	PTE1	KBI2P4	_	_	PTE1/KBI2P4
C8	58		PTE2	KBI2P5	_	_	PTE2/KBI2P5
В9	59	_	PTE3	KBI2P6	_	_	PTE3/KBI2P6
A9	60	49	PTE4	CMPP3	TPMCLK	IRQ	PTE4/CMPP3/TPMCLK/IRQ

Devices in the MC9S08MM128 series

Table 3. Package Pin Assignments (Continued)

Pa	ackag	е					
81 MAPBGA	80 LQFP	64 LQFP	Default Function	ALT1	ALT2	ALT3	Composite Pin Name
F5	61	50	VSS3	_	_	_	VSS3
E5	62	51	VDD3	_	_	_	VDD3
C7	63	52	PTE5	TX2	_	_	PTE5/TX2
C6	64	53	PTE6	RX2	_	_	PTE6/RX2
В6	65	_	PTE7	TPM2CH3	_	_	PTE7/TPM2CH3
В8	66	_	PTF0	TPM2CH2	_	_	PTF0/TPM2CH2
В7	67	54	PTF1	RX2	TPM2CH1	_	PTF1/RX2/TPM2CH1
C5	68	55	PTF2	TX2	TPM2CH0	_	PTF2/TX2/TPM2CH0
A8	69	_	PTF3	SCL	_	_	PTF3/SCL
A7	70	_	PTF4	SDA	_	_	PTF4/SDA
B5	71	_	PTF5	KBI2P7	_	_	PTF5/KBI2P7
A6	72	56	VUSB33 ¹	_	_	_	VUSB33
B4	73	57	USB_DM ²	_	_	_	USB_DM
A4	74	58	USB_DP3	_	_	_	USB_DP
A5	75	59	VBUS ⁴	_	_	_	VBUS
F6	76	60	VSS1	_	_	_	VSS1
E6	77	61	VDD1	_	_	_	VDD1
А3	78	62	PTF6	MOSI1	_	_	PTF6/MOSI1
B1	79	63	PTF7	MISO1	_	_	PTF7/MISO1
A2	80	64	PTG0	SPSCK1	_	_	PTG0/SPSCK1
В3		_	PTG1	_	_	_	PTG1

¹ NC on MC9S08MM32A devices.

² NC on MC9S08MM32A devices.

³ NC on MC9S08MM32A devices.

⁴ NC on MC9S08MM32A devices.

Electrical Characteristics

2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

Table 5. Absolute Maximum Ratings

#	Rating	Symbol	Value	Unit
1	Supply voltage	V_{DD}	-0.3 to +3.8	V
2	Maximum current into V _{DD}	I _{DD}	120	mA
3	Digital input voltage	V _{In}	-0.3 to $V_{DD} + 0.3$	V
4	Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	I _D	± 25	mA
5	Storage temperature range	T _{stg}	-55 to 150	°C

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}).

 $^{^2}$ $\,$ All functional non-supply pins are internally clamped to $\rm V_{SS}$ and $\rm V_{DD}.$

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take $P_{\rm I/O}$ into account in power calculations, determine the difference between actual pin voltage and $V_{\rm SS}$ or $V_{\rm DD}$ and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and $V_{\rm SS}$ or $V_{\rm DD}$ will be very small.

Table	6	Thermal	Characteristics
Iabic	v.	HIIGHIIA	Ullai actel istics

#	Symbol	1	Rating	Value	Unit
1	T _A	Operating temperature	range (packaged):		°C
			MC9S08MM128	-40 to 105	
			MC9S08MM64	-40 to 105	
			MC9S08MM32	-40 to 105	
			MC9S08MM32A	-40 to 105	
2	T _{JMAX}	Maximum junction temp	135	°C	
3	θ_{JA}	Thermal resistance ^{1,2,3}		°C/W	
			81-pin MBGA	77	
			80-pin LQFP	55	
			64-pin LQFP	68	
4	θ_{JA}	Thermal resistance ^{1, 2,}	^{3, 4} Four-layer board — 2s2p		°C/W
			81-pin MBGA	47	
			80-pin LQFP	40	
			64-pin LQFP	49	

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

The average chip-junction temperature (T_I) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $T_A = Ambient temperature, °C$

 θ_{IA} = Package thermal resistance, junction-to-ambient, °C/W

$$P_D = P_{int} + P_{I/O}$$

 $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins — user determined

² Junction to Ambient Natural Convection

³ 1s — Single layer board, one signal layer

⁴ 2s2p — Four layer board, 2 signal and 2 power layers

Table 9. DC Characteristics (Continued)

Num	Symbol	Charac	teristic	Condition	Min	Typ ¹	Max	Unit	С
20		Low-voltage warning threshold — high range ⁹	V _{DD} falling						
				_	2.36	2.46	2.56	V	Р
			V _{DD} rising						
				_	2.36	2.46	2.56	V	Р
21	V _{LVWL}	Low-voltage warning threshold — low range ⁹	V _{DD} falling						
				_	2.11	2.16	2.22	V	Р
			V _{DD} rising						
				_	2.16	2.23	2.27	V	Р
22	V _{hys}	Low-voltage inhib hysteresis ¹⁰	it reset/recover	_	_	50	_	mV	С
23	V_{BG}	Bandgap Voltage	Reference ¹¹	_	1.15	1.17	1.18	V	Р

- ¹ Typical values are measured at 25°C. Characterized, not tested
- ² As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V_{LVDL}.
- 3 Does not include analog module pins. Dedicated analog pins should not be pulled to V_{DD} or V_{SS} and should be left floating when not used to reduce current leakage.
- ⁴ Measured with $V_{In} = V_{DD}$.
- ⁵ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} except PTD1.
- Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
- ⁸ Maximum is highest voltage that POR is guaranteed.
- 9 Run at 1 MHz bus frequency
- ¹⁰ Low voltage detection and warning limits measured at 1 MHz bus frequency.
- ¹¹ Factory trimmed at V_{DD} = 3.0 V, Temp = 25°C

Table 10. Supply Current Characteristics (Continued)

#	Symbol	Parameter	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit	Temp (°C)	С
5	WI _{DD}	Wait mode FEI mode, supply current	all modules	OFF ³					
			24 MHz	3	6.7	_	mA	-40 to 105	С
			20 MHz	3	5.6	_	mA	-40 to 105	Т
			8 MHz	3	2.4	_	mA	-40 to 105	Т
			1 MHz	3	1	_	mA	-40 to 105	Т
6	LPWI _{DD}	Low-Power Wait mode supply current							
			16 KHz	3	10	40	μΑ	-40 to 105	Т
7	S2I _{DD}	Stop2 mode supply cur- rent ⁴							
			N/A	3	0.39	0.8	μΑ	-40 to 25	Р
			N/A	3	2.4	4.5	μΑ	70	С
			N/A	3	7	11	μA	85	С
			N/A	3	16	22	μA	105	Р
			N/A	2	0.2	0.45	μΑ	-40 to 25	С
			N/A	2	2	3.8	μΑ	70	С
			N/A	2	8	12	μΑ	85	С
			N/A	2	10	20	μΑ	105	С

Table 11. Typical Stop Mode Adders (Continued)

#	Parameter	r Condition			Units	С			
"	1 arameter	Condition	-40	25	70	85	105	Omis	
7	DAC ¹	High-Power mode; no load on DACO	369	377	377	390	410	μΑ	Т
		Low-Power mode	50	51	51	52	60	μΑ	Т
8	OPAMP ¹	High-Power mode	453	538	538	540	540	μΑ	Т
0		Low-Power mode	56	67	67	68	70	μΑ	Т
9	TRIAMP ¹	High-Power mode	430	432	433	438	478	μA	Т
9		Low-Power mode	52	52	52	55	60	μΑ	Т

¹ Not available in stop2 mode.

2.7 PRACMP Electricals

Table 12. PRACMP Electrical Specifications

#	Characteristic	Symbol	Min	Typical	Max	Unit	С
1	Supply voltage	V _{PWR}	1.8	_	3.6	V	Р
2	Supply current (active) (PRG enabled)	I _{DDACT1}	_	_	80	μΑ	D
3	Supply current (active) (PRG disabled)	I _{DDACT2}	_	_	40	μΑ	D
4	Supply current (ACMP and PRG all disabled)	I _{DDDIS}	_	_	2	nA	D
5	Analog input voltage	VAIN	V _{SS} - 0.3	_	V_{DD}	V	D
6	Analog input offset voltage	VAIO	_	5	40	mV	D
7	Analog comparator hysteresis	V _H	3.0	_	20.0	mV	D
8	Analog input leakage current	I _{ALKG}	_	_	1	nA	D
9	Analog comparator initialization delay	tAINIT	_	_	1.0	μS	D
10	Programmable reference generator inputs	V _{In2} (V _{DD25})	1.8	_	2.75	V	D
11	Programmable reference generator setup delay	t _{PRGST}	_	1	_	μs	D
12	Programmable reference generator step size	Vstep	0.75	1	1.25	LSB	D
13	Programmable reference generator voltage range	Vprgout	V _{In} /32	_	V _{in}	V	Р

Table 14. DAC 12-Bit Operating Behaviors (Continued)

#	Characteristic	Symbol	Min	Тур	Max	Unit	С	Notes
9	DAC output voltage range high (high-power mode, no load, DAC set to 0x0FFF)	V _{dacouth}	V _{DACR} -	_	_	mV	Т	
10	Integral non-linearity error	INL	_	_	± 8	LSB	Т	
11	Differential non-linearity error VDACR is > 2.4 V	DNL	_	_	± 1	LSB	Т	
12	Offset error	E _O	_	±0.4	±3	%FSR	Т	Calculated by a best fit curve from V _{SS} + 100mV to V _{REFH} -100mV
13	Gain error, $V_{REFH} = V_{ext} = V_{DD}$	E _G	_	±0.1	± 0.5	%FSR	Т	Calculated by a best fit curve from V _{SS} + 100mV to V _{REFH} -100mV
14	Power supply rejection ratio $V_{DD} \ge 2.4 \text{ V}$	PSRR	60	_	_	dB	Т	
15	Temperature drift of offset voltage (DAC set to 0x0800)	T _{co}	_	_	2	mV	Т	See Typical Drift figure that follows.
16	Offset aging coefficient	A_c	_	_	8	μV/yr	Т	




Figure 6. Offset at Half Scale vs Temperature

2.9 ADC Characteristics

Table 15. 16-Bit ADC Operating Conditions

#	Symb	Characteristic	Conditions	Min	Typ ¹	Max	Unit	С	Comment
1	V_{DDA}	Supply voltage	Absolute	1.8	_	3.6	V	D	
2	ΔV_{DDA}		Delta to V _{DD} (V _{DD} -V _{DDA}) ²	-100	0	+100	mV	D	
3	ΔV _{SSA}	Ground voltage	Delta to V _{SS} (V _{SS} –V _{SSA}) ²	-100	0	+100	mV	D	
4	V_{REFH}	Ref Voltage High		1.15	V_{DDA}	V_{DDA}	V	D	
5	V _{REFL}	Ref Voltage Low		V _{SSA}	V _{SSA}	V _{SSA}	V	D	
6	V_{ADIN}	Input Voltage		V _{REFL}	_	V_{REFH}	V	D	
7	C _{ADIN}	Input Capacitance	16-bit modes 8/10/12-bit modes	_	8 4	10 5	pF	Т	
8	R _{ADIN}	Input Resistance		_	2	5	kΩ	Т	
9	R _{AS}	Analog Source Resistance							External to MCU Assumes ADLSMP=0
		16-bit mode	f _{ADCK} > 8 MHz	_	_	0.5	kΩ	Т	
			4 MHz < f _{ADCK} < 8 MHz	_	_	1	kΩ	Т	
			f _{ADCK} < 4 MHz	_	_	2	kΩ	Т	
		13/12-bit mode	f _{ADCK} > 8 MHz	_	_	1	kΩ	Т	
			4 MHz < f _{ADCK} < 8 MHz	_	_	2	kΩ	Т	
			f _{ADCK} < 4 MHz	_	_	5	kΩ	Т	
		11/10-bit mode	f _{ADCK} > 8 MHz	_	_	2	kΩ	Т	
			4 MHz < f _{ADCK} < 8 MHz	_	_	5	kΩ	Т	
			f _{ADCK} < 4 MHz		_	10	kΩ	Т	
		9/8-bit mode	f _{ADCK} > 8 MHz	_	_	5	kΩ	Т	
			f _{ADCK} < 8 MHz	_	_	10	kΩ	Т	

Table 15. 16-Bit ADC C	perating	Conditions ((Continued))
------------------------	----------	--------------	-------------	---

#	Symb	Characteristic	Conditions	Min	Typ ¹	Max	Unit	С	Comment
10	f _{ADCK}	ADC Conversion Frequency	Clock						
		ADLPC=0, ADHS	SC=1	1.0	_	8.0	MHz	D	
		ADLPC=0, ADHS	SC=0	1.0	_	5.0	MHz	D	
		ADLPC=1, ADHS	6C=0	1.0	_	2.5	MHz	D	

Typical values assume $V_{DDA} = 3.0 \text{ V}$, Temp = 25 °C, $f_{ADCK} = 1.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.




Figure 7. ADC Input Impedance Equivalency Diagram

2.10 MCG and External Oscillator (XOSC) Characteristics

Table 18. MCG (Temperature Range = −40 to 105°C Ambient)

#	Rating		Symbol	Min	Typical	Max	Unit	С
1	Internal reference startup time		t _{irefst}	_	55	100	μS	D
2	Average internal reference frequency	factory trimmed at VDD=3.0 V and temp=25°C	f _{int_ft}	_	31.25	_	kHz	С
		user trimmed		31.25		39.0625		С
3	DCO output frequency range —	Low range (DRS=00)		20	MHz	С		
	trimmed	Mid range (DRS=01)	'dco_t	32		40	IVII IZ	С
		High range ¹ (DRS=10)		40	_	60		С
4	Resolution of trimmed DCO output frequency at fixed voltage and tempera-	with FTRIM	Λf.	_	± 0.1	± 0.2	%f _{dco}	С
4	ture	without FTRIM	Δf _{dco_res_t}	_	± 0.2	± 0.4	,ordco	С
	Total deviation of trimmed DCO output	over voltage and temperature ± 1.0 ± 2			Р			
5	requency over voltage and tempera- ure	over fixed voltage and temp range of 0 – 70 °C	∆f _{dco_t}	_	± 0.5	± 1	%f _{dco}	С
_	Acquisition time	FLL ²	t _{fll_acquire}	_	_	1		С
6		PLL ³	t _{pll_acquire}	_		1 ms		D
7	Long term Jitter of DCO output clock (a interval) 4	averaged over 2mS	C _{Jitter}	_	0.02	0.2	%f _{dco}	С
8	VCO operating frequency		f _{vco}	7.0	_	55.0	MHz	D
9	PLL reference frequency range		f _{pll_ref}	1.0	_	2.0	MHz	D
10	Jitter of PLL_output clock measured over 625ns ⁵	Long term	f _{pll_jitter_625}	_	0.5664	_	%f _{pll}	D
11	Lock from your out to loren on	Entry ⁶	D _{lock}	± 1.49	_	± 2.98	0/	D
11	Lock frequency tolerance	Exit ⁷	D _{unl}	± 4.47		± 5.97	%	D
		FLL	t _{fll_lock}	_	_	t _{fll_acquire+} 1075(1/fint_t)		D
12	Lock time	PLL	t _{pll_lock}	_	_	t _{pll_acquire+} 1075(1/ ^f pll_re f)	S	D
13	Loss of external clock minimum freque	ncy - RANGE = 0	f _{loc_low}	(3/5) x f _{int_t}	_	_	kHz	D
14	Loss of external clock minimum freque	ncy - RANGE = 1	f _{loc_high}	(16/5) x f _{int_t}	_	_	kHz	D


¹ This should not exceed the maximum CPU frequency for this device which is 48 MHz.

This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

Table 19. XOSC (Temperature Range = −40 to 105°C Ambient)

#	Characteristic		Symbol	Min	Typ ¹	Max	Unit	С
	Crystal start-up time ⁴	• Low range, low gain (RANGE = 0, HGO = 0)	t CSTL-LP	_	200	_		D
6		• Low range, high gain (RANGE = 0, HGO = 1)	t CSTL-HG O	_	400	_		D
		• High range, low gain (RANGE = 1, HGO = 0) ⁵	t _{CSTH-LP}	_	5	_	ms	D
		• High range, high gain (RANGE = 1, HGO = 1) ⁵	t _{CSTH-HG} O	_	15	_		D

¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.



When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

³ When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz to 2 MHz.


⁴ This parameter is characterized and not tested on each device. Proper PC board layout porcedures must be followed to achieve specifications.

⁵ 4 MHz crystal.

Table 20. Control Timing

#	Symbol	Parameter		Min	Typical ¹	Max	С	Unit	
9	t _{Rise} , t _{Fall}	Port rise and fall time (load = 5	0 pF) ⁴ , Low Drive	pF) ⁴ , Low Drive					
			Slew rate control disabled (PTxSE = 0)	_	11	_	D		
			Slew rate control enabled (PTxSE = 1)	_	35	_	D		
			Slew rate control disabled (PTxSE = 0)	_	40	_	D		
			Slew rate control enabled (PTxSE = 1)	_	75	_	D		

¹ Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.






Figure 9. IRQ/KBIPx Timing

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 $^{^4}$ Timing is shown with respect to 20% $\rm V_{DD}$ and 80% $\rm V_{DD}$ levels. Temperature range –40 °C to 105 °C.

2.12 SPI Characteristics

Table 22 and Figure 12 through Figure 15 describe the timing requirements for the SPI system.

Table 22. SPI Timing

No. ¹	Characteristic ²		Symbol	Min	Max	Unit	С
1	Operating frequency	Master Slave	f _{op}	f _{Bus} /2048 0	f _{Bus} /2 f _{Bus} /4	Hz Hz	D
2	SPSCK period	Master Slave	t _{SPSCK}	2 4	2048 —	t _{cyc} t _{cyc}	D
3	Enable lead time	Master Slave	t _{Lead}	1/2 1		t _{SPSCK}	D
4	Enable lag time	Master Slave	t _{Lag}	1/2 1		t _{SPSCK}	D
5	Clock (SPSCK) high or low time	Master Slave	t _{WSPSCK}	t _{cyc} – 30 t _{cyc} – 30	1024 t _{cyc}	ns ns	D
6	Data setup time (inputs)	Master Slave	t _{SU} t _{SU}	15 15		ns ns	D
7	Data hold time (inputs)	Master Slave	t _{HI} t _{HI}	0 25		ns ns	D
8	Slave access time ³		t _a	_	1	t _{cyc}	D
9	Slave MISO disable time ⁴		t _{dis}	_	1	t _{cyc}	D
10	Data valid (after SPSCK edge)	Master Slave	t _v		25 25	ns ns	D
11	Data hold time (outputs)	Master Slave	t _{HO}	0 0		ns ns	D
12	Rise time	Input Output	t _{RI} t _{RO}	_	t _{cyc} – 25 25	ns ns	D
13	Fall time	Input Output	t _{FI} t _{FO}	_	t _{cyc} – 25 25	ns ns	D

Numbers in this column identify elements in Figure 12 through Figure 15.

 $^{^2}$ All timing is shown with respect to 20% V_{DD} and 70% V_{DD} , unless noted; 100 pF load on all SPI pins. All timing assumes slew rate control disabled and high drive strength enabled for SPI output pins.

 $^{^{3}\,\,}$ Time to data active from high-impedance state.

⁴ Hold time to high-impedance state.

Electrical Characteristics

2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory chapter in the Reference Manual for this device (MC9S08MM128RM).

Table 23. Flash Characteristics

#	Characteristic	Symbol	Min	Typical	Max	Unit	С
1	Supply voltage for program/erase –40°C to 105°C	V _{prog/erase}	V _{prog/erase} 1.8		3.6	V	D
2	Supply voltage for read operation	V _{Read}	1.8	_	3.6	V	D
3	Internal FCLK frequency ¹	f _{FCLK}	150	_	200	kHz	D
4	Internal FCLK period (1/FCLK)	t _{Fcyc}	5	_	6.67	μS	D
5	Byte program time (random location) ²	t _{prog}	9			t _{Fcyc}	Р
6	Byte program time (burst mode) ²	t _{Burst}		4		t _{Fcyc}	Р
7	Page erase time ²	t _{Page}		4000		t _{Fcyc}	Р
8	Mass erase time ²	t _{Mass}		20,000		t _{Fcyc}	Р
9	Program/erase endurance ³ T _L to T _H = -40°C to + 105°C T = 25°C		10,000	 100,000	_ _	cycles	С
10	Data retention ⁴	t _{D_ret}	15	100	_	years	С

The frequency of this clock is controlled by a software setting.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

³ **Typical endurance for flash** was evaluated for this product family on the HC9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

⁴ **Typical data retention** values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory.*




Figure 16. Typical VREF Output vs. Temperature




Figure 17. Typical VREF Output vs. $V_{\rm DD}$