



Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	S08
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SCI, SPI, USB
Peripherals	LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 6x16b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08mm32clh

Contents

1 Devices in the MC9S08MM128 series	3	2.10 MCG and External Oscillator (XOSC) Characteristics .33	
1.1 Pin Assignments	6	2.11 AC Characteristics	36
1.1.1 64-Pin LQFP	6	2.11.1 Control Timing	36
1.1.2 80-Pin LQFP	8	2.11.2 TPM Timing	38
1.1.3 81-Pin MAPBGA	9	2.12 SPI Characteristics	39
1.2 Pin Assignments by Packages	10	2.13 Flash Specifications	42
2 Electrical Characteristics	13	2.14 USB Electricals	43
2.1 Parameter Classification	13	2.15 VREF Electrical Specifications	44
2.2 Absolute Maximum Ratings	14	2.16 TRIAMP Electrical Parameters	46
2.3 Thermal Characteristics	15	2.17 OPAMP Electrical Parameters	47
2.4 ESD Protection Characteristics	16	3 Ordering Information	48
2.5 DC Characteristics	17	3.1 Device Numbering System	48
2.6 Supply Current Characteristics	20	3.2 Package Information	49
2.7 PRACMP Electricals	23	3.3 Mechanical Drawings	49
2.8 12-Bit DAC Electricals	24	4 Revision History	49
2.9 ADC Characteristics	26		

Related Documentation

Find the most current versions of all documents at: <http://www.freescale.com>.

Reference Manual —MC9S08MM128RM

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

1.1 Pin Assignments

This section shows the pin assignments for the MC9S08MM128 series devices.

1.1.1 64-Pin LQFP

The following two figures show the 64-pin LQFP pinout configuration. The first illustrates the pinout configuration for MC9S08MM128, MC9S08MM64, and MC9S08MM32 devices.




Figure 2. 64-Pin LQFP for MC9S08MM128, MC9S08MM64, and MC9S08MM32 devices

For MC9S08MM32A devices, pins 56, 57, 58, and 59 are no connects (NC) as illustrated in the following figure.




Figure 3. 64-Pin LQFP for MC9S08MM32A devices

1.1.2 80-Pin LQFP

The following figure shows the 80-pin LQFP pinout configuration.




Figure 4. 80-Pin LQFP

1.2 Pin Assignments by Packages

Table 3. Package Pin Assignments

Package			Default Function	ALT1	ALT2	ALT3	Composite Pin Name
81 MAPBGA	80 LQFP	64 LQFP					
B2	1	1	PTA0	$\overline{SS1}$	—	—	PTA0/ $\overline{SS1}$
A1	2	2	IRO	—	—	—	IRO
C4	3	—	PTA1	KBI1P0	TX1	—	PTA1/KBI1P0/TX1
D5	4	—	PTA2	KBI1P1	RX1	ADP4	PTA2/KBI1P1/RX1/ADP4
D6	5	—	PTA3	KBI1P2	ADP5	—	PTA3/KBI1P2/ADP5
C1	6	3	PTA4	INP1+	—	—	PTA4/INP1+
C2	7	4	PTA5	—	—	—	PTA5
C3	8	5	PTA6	—	—	—	PTA6
D2	9	6	PTA7	INP2+	—	—	PTA7/INP2+
D3	10	7	PTB0	—	—	—	PTB0
D4	11	8	PTB1	\overline{BLMS}	—	—	PTB1/ \overline{BLMS}
J1	12	9	VSSA	—	—	—	VSSA
J2	13	10	VREFL	—	—	—	VREFL
D1	14	11	INP1-	—	—	—	INP1-
E1	15	12	OUT1	—	—	—	OUT1
F2	16	13	DADP2	TRIOUT1	—	—	DADP2/TRIOUT1
F1	17	14	VINP1	—	—	—	VINP1
E2	18	15	DADM2	VINN1	—	—	DADM2/VINN1
F3	19	16	INP2-	—	—	—	INP2-
E3	20	17	OUT2	—	—	—	OUT2
G2	21	18	DACO	—	—	—	DACO
G3	22	19	DADP3	TRIOUT2	—	—	DADP3/TRIOUT2
H4	23	20	VINP2	—	—	—	VINP2
G4	24	21	DADM3	VINN2	—	—	DADM3/VINN2
G1	25	22	DADP0	—	—	—	DADP0
H1	26	23	DADM0	—	—	—	DADM0
G5	27	24	VREFO	—	—	—	VREFO
H3	28	—	DADP1	—	—	—	DADP1
H2	29	—	DADM1	—	—	—	DADM1

Table 3. Package Pin Assignments (Continued)

Package			Default Function	ALT1	ALT2	ALT3	Composite Pin Name
81 MAPBGA	80 LQFP	64 LQFP					
J3	30	25	VREFH	—	—	—	VREFH
J4	31	26	VDDA	—	—	—	VDDA
F4	32	27	VSS2	—	—	—	VSS2
J5	33	28	PTB2	EXTAL1	—	—	PTB2/EXTAL1
J6	34	29	PTB3	XTAL1	—	—	PTB3/XTAL1
E4	35	30	VDD2	—	—	—	VDD2
J8	36	31	PTB4	EXTAL2	—	—	PTB4/EXTAL2
J9	37	32	PTB5	XTAL2	—	—	PTB5/XTAL2
G6	38	—	PTB6	KBI1P3	—	—	PTB6/KBI1P3
F7	39	—	PTB7	KBI1P4	—	—	PTB7/KBI1P4
G7	40	33	PTC0	MOSI2	—	—	PTC0/MOSI2
G8	41	34	PTC1	MISO2	—	—	PTC1/MISO2
G9	42	35	PTC2	KBI1P5	SPSCK2	ADP6	PTC2/KBI1P5/SPSCK2/ADP6
H5	43	36	PTC3	KBI1P6	$\overline{SS2}$	ADP7	PTC3/KBI1P6/ $\overline{SS2}$ /ADP7
H6	44	37	PTC4	KBI1P7	CMPP0	ADP8	PTC4/KBI1P7/CMPP0/ADP8
H8	45	38	PTC5	KBI2P0	CMPP1	ADP9	PTC5/KBI2P0/CMPP1/ADP9
H9	46	39	PTC6	KBI2P1	PRACMPO	ADP10	PTC6/KBI2P1/PRACMPO/ADP10
F8	47	40	PTC7	KBI2P2	CLKOUT	ADP11	PTC7/KBI2P2/CLKOUT/ADP11
H7	48	41	PTD0	BKGD	MS	—	PTD0/BKGD/MS
J7	49	42	PTD1	CMPP2	\overline{RESET}	—	PTD1/CMPP2/ \overline{RESET}
E7	50	43	PTD2	TPM1CH0	—	—	PTD2/TPM1CH0
E8	51	44	PTD3	TPM1CH1	—	—	PTD3/TPM1CH1
F9	52	45	PTD4	SDA	TPM1CH2	—	PTD4/SDA/TPM1CH2
D7	53	46	PTD5	SCL	TPM1CH3	—	PTD5/SCL/TPM1CH3
E9	54	47	PTD6	TX1	—	—	PTD6/TX1
D8	55	48	PTD7	RX1	—	—	PTD7/RX1
D9	56	—	PTE0	KBI2P3	—	—	PTE0/KBI2P3
C9	57	—	PTE1	KBI2P4	—	—	PTE1/KBI2P4
C8	58	—	PTE2	KBI2P5	—	—	PTE2/KBI2P5
B9	59	—	PTE3	KBI2P6	—	—	PTE3/KBI2P6
A9	60	49	PTE4	CMPP3	TPMCLK	IRQ	PTE4/CMPP3/TPMCLK/IRQ

Table 3. Package Pin Assignments (Continued)

Package			Default Function	ALT1	ALT2	ALT3	Composite Pin Name
81 MAPBGA	80 LQFP	64 LQFP					
F5	61	50	VSS3	—	—	—	VSS3
E5	62	51	VDD3	—	—	—	VDD3
C7	63	52	PTE5	TX2	—	—	PTE5/TX2
C6	64	53	PTE6	RX2	—	—	PTE6/RX2
B6	65	—	PTE7	TPM2CH3	—	—	PTE7/TPM2CH3
B8	66	—	PTF0	TPM2CH2	—	—	PTF0/TPM2CH2
B7	67	54	PTF1	RX2	TPM2CH1	—	PTF1/RX2/TPM2CH1
C5	68	55	PTF2	TX2	TPM2CH0	—	PTF2/TX2/TPM2CH0
A8	69	—	PTF3	SCL	—	—	PTF3/SCL
A7	70	—	PTF4	SDA	—	—	PTF4/SDA
B5	71	—	PTF5	KBI2P7	—	—	PTF5/KBI2P7
A6	72	56	VUSB33 ¹	—	—	—	VUSB33
B4	73	57	USB_DM ²	—	—	—	USB_DM
A4	74	58	USB_DP ³	—	—	—	USB_DP
A5	75	59	VBUS ⁴	—	—	—	VBUS
F6	76	60	VSS1	—	—	—	VSS1
E6	77	61	VDD1	—	—	—	VDD1
A3	78	62	PTF6	MOSI1	—	—	PTF6/MOSI1
B1	79	63	PTF7	MISO1	—	—	PTF7/MISO1
A2	80	64	PTG0	SPSCK1	—	—	PTG0/SPSCK1
B3	—	—	PTG1	—	—	—	PTG1

¹ NC on MC9S08MM32A devices.

² NC on MC9S08MM32A devices.

³ NC on MC9S08MM32A devices.

⁴ NC on MC9S08MM32A devices.

2 Electrical Characteristics

This section contains electrical specification tables and reference timing diagrams for the MC9S08MM128/64/32/32A microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 4. Parameter Classifications

P	Those parameters are guaranteed during production testing on each individual device.
C	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
T	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table 6. Thermal Characteristics

#	Symbol	Rating	Value	Unit
1	T_A	Operating temperature range (packaged):		°C
		MC9S08MM128	–40 to 105	
		MC9S08MM64	–40 to 105	
		MC9S08MM32	–40 to 105	
		MC9S08MM32A	–40 to 105	
2	T_{JMAX}	Maximum junction temperature	135	°C
3	θ_{JA}	Thermal resistance ^{1,2,3,4} Single-layer board — 1s		°C/W
		81-pin MBGA	77	
		80-pin LQFP	55	
		64-pin LQFP	68	
4	θ_{JA}	Thermal resistance ^{1, 2, 3, 4} Four-layer board — 2s2p		°C/W
		81-pin MBGA	47	
		80-pin LQFP	40	
		64-pin LQFP	49	

¹ Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

² Junction to Ambient Natural Convection

³ 1s — Single layer board, one signal layer

⁴ 2s2p — Four layer board, 2 signal and 2 power layers

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad \text{Eqn. 1}$$

where:

T_A = Ambient temperature, °C

θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W

$P_D = P_{int} + P_{I/O}$

$P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power

$P_{I/O}$ = Power dissipation on input and output pins — user determined

Electrical Characteristics

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_J + 273^\circ\text{C}) \quad \text{Eqn. 2}$$

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^\circ\text{C}) + \theta_{JA} \times (P_D)^2 \quad \text{Eqn. 3}$$

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

2.4 ESD Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (<http://www.aecouncil.com/>) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 7. ESD and Latch-up Test Conditions

Model	Description	Symbol	Value	Unit
Human Body	Series Resistance	R1	1500	Ω
	Storage Capacitance	C	100	pF
	Number of Pulse per pin	—	3	—
Machine	Series Resistance	R1	0	Ω
	Storage Capacitance	C	200	pF
	Number of Pulse per pin	—	3	—
Latch-up	Minimum input voltage limit	—	-2.5	V
	Maximum input voltage limit	—	7.5	V

Table 8. ESD and Latch-Up Protection Characteristics

#	Rating	Symbol	Min	Max	Unit	C
1	Human Body Model (HBM)	V_{HBM}	± 2000	—	V	T
2	Machine Model (MM)	V_{MM}	± 200	—	V	T
3	Charge Device Model (CDM)	V_{CDM}	± 500	—	V	T
4	Latch-up Current at $T_A = 125^\circ\text{C}$	I_{LAT}	± 100	—	mA	T

2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Table 9. DC Characteristics

Num	Symbol	Characteristic	Condition	Min	Typ ¹	Max	Unit	C	
1	V _{DD}	Operating Voltage	—	1.8 ²	—	3.6	V	—	
2	V _{OH}	Output high voltage	All I/O pins, low-drive strength						
			V _{DD} ≥ 1.8 V, I _{Load} = -600 μA	V _{DD} - 0.5	—	—	V	C	
			All I/O pins, high-drive strength						
			V _{DD} ≥ 2.7 V, I _{Load} = -10 mA	V _{DD} - 0.5	—	—	V	P	
			V _{DD} ≥ 1.8 V, I _{Load} = -3 mA	V _{DD} - 0.5	—	—	V	C	
3	I _{OHT}	Output high current	Max total I _{OH} for all ports	—	—	—	100	mA	D
4	V _{OL}	Output low voltage	All I/O pins, low-drive strength						
			V _{DD} ≥ 1.8 V, I _{Load} = 600 μA	—	—	0.5	V	C	
			All I/O pins, high-drive strength						
			V _{DD} ≥ 2.7 V, I _{Load} = 10 mA	—	—	0.5	V	P	
			V _{DD} ≥ 1.8 V, I _{Load} = 3 mA	—	—	0.5	V	C	
5	I _{OLT}	Output low current	Max total I _{OL} for all ports	—	—	—	100	mA	D
6	V _{IH}	Input high voltage	all digital inputs						
			all digital inputs, V _{DD} > 2.7 V	0.70 x V _{DD}	—	—	V	P	
			all digital inputs, 2.7 V > V _{DD} ≥ 1.8 V	0.85 x V _{DD}	—	—	V	P	

Table 9. DC Characteristics (Continued)

Num	Symbol	Characteristic	Condition	Min	Typ ¹	Max	Unit	C	
20	V_{LVWH}	Low-voltage warning threshold — high range ⁹	V_{DD} falling	—	2.36	2.46	2.56	V	P
			V_{DD} rising	—	2.36	2.46	2.56	V	P
21	V_{LVWL}	Low-voltage warning threshold — low range ⁹	V_{DD} falling	—	2.11	2.16	2.22	V	P
			V_{DD} rising	—	2.16	2.23	2.27	V	P
22	V_{hys}	Low-voltage inhibit reset/recover hysteresis ¹⁰	—	—	50	—	mV	C	
23	V_{BG}	Bandgap Voltage Reference ¹¹	—	1.15	1.17	1.18	V	P	

¹ Typical values are measured at 25°C. Characterized, not tested

² As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V_{LVDL} .

³ Does not include analog module pins. Dedicated analog pins should not be pulled to V_{DD} or V_{SS} and should be left floating when not used to reduce current leakage.

⁴ Measured with $V_{in} = V_{DD}$.

⁵ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} except PTD1.

⁶ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁷ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{in} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

⁸ Maximum is highest voltage that POR is guaranteed.

⁹ Run at 1 MHz bus frequency

¹⁰ Low voltage detection and warning limits measured at 1 MHz bus frequency.

¹¹ Factory trimmed at $V_{DD} = 3.0$ V, Temp = 25°C

Table 10. Supply Current Characteristics (Continued)

#	Symbol	Parameter	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit	Temp (°C)	C
5	W _I DD	Wait mode supply current FEI mode, all modules OFF ³	24 MHz	3	6.7	—	mA	–40 to 105	C
			20 MHz	3	5.6	—	mA	–40 to 105	T
			8 MHz	3	2.4	—	mA	–40 to 105	T
			1 MHz	3	1	—	mA	–40 to 105	T
6	LPW _I DD	Low-Power Wait mode supply current	16 KHz	3	10	40	μA	–40 to 105	T
7	S2 _I DD	Stop2 mode supply current ⁴	N/A	3	0.39	0.8	μA	–40 to 25	P
			N/A	3	2.4	4.5	μA	70	C
			N/A	3	7	11	μA	85	C
			N/A	3	16	22	μA	105	P
			N/A	2	0.2	0.45	μA	–40 to 25	C
			N/A	2	2	3.8	μA	70	C
			N/A	2	8	12	μA	85	C
			N/A	2	10	20	μA	105	C

Table 11. Typical Stop Mode Adders (Continued)

#	Parameter	Condition	Temperature (°C)					Units	C
			-40	25	70	85	105		
7	DAC ¹	High-Power mode; no load on DACO	369	377	377	390	410	μA	T
		Low-Power mode	50	51	51	52	60	μA	T
8	OPAMP ¹	High-Power mode	453	538	538	540	540	μA	T
		Low-Power mode	56	67	67	68	70	μA	T
9	TRIAMP ¹	High-Power mode	430	432	433	438	478	μA	T
		Low-Power mode	52	52	52	55	60	μA	T

¹ Not available in stop2 mode.

2.7 PRACMP Electricals

Table 12. PRACMP Electrical Specifications

#	Characteristic	Symbol	Min	Typical	Max	Unit	C
1	Supply voltage	V _{PWR}	1.8	—	3.6	V	P
2	Supply current (active) (PRG enabled)	I _{DDACT1}	—	—	80	μA	D
3	Supply current (active) (PRG disabled)	I _{DDACT2}	—	—	40	μA	D
4	Supply current (ACMP and PRG all disabled)	I _{DDDIS}	—	—	2	nA	D
5	Analog input voltage	V _{AIN}	V _{SS} - 0.3	—	V _{DD}	V	D
6	Analog input offset voltage	V _{AIO}	—	5	40	mV	D
7	Analog comparator hysteresis	V _H	3.0	—	20.0	mV	D
8	Analog input leakage current	I _{ALKG}	—	—	1	nA	D
9	Analog comparator initialization delay	t _{AINIT}	—	—	1.0	μs	D
10	Programmable reference generator inputs	V _{In2} (V _{DD25})	1.8	—	2.75	V	D
11	Programmable reference generator setup delay	t _{PRGST}	—	1	—	μs	D
12	Programmable reference generator step size	V _{step}	0.75	1	1.25	LSB	D
13	Programmable reference generator voltage range	V _{prgout}	V _{In} /32	—	V _{in}	V	P

Table 16. 16-Bit SAR ADC Characteristics full operating range
 ($V_{REFH} = V_{DDA}, > 1.8, V_{REFL} = V_{SSA} \leq 8 \text{ MHz}, -40 \text{ to } 85 \text{ }^\circ\text{C}$)

#	Characteristic	Conditions ¹	Symb	Min	Typ ²	Max	Unit	C	Comment
1	Supply Current	ADLPC=1, ADHSC=0	I_{DDAD}	—	215	—	μA	T	ADLSMP=0 ADCO=1
		ADLPC=0, ADHSC=0		—	470	—			
		ADLPC=0, ADHSC=1		—	610	—			
2	Supply Current	Stop, Reset, Module Off	I_{DDAD}	—	0.01	—	μA	T	
3	ADC Asynchronous Clock Source	ADLPC=1, ADHSC=0	f_{ADACK}	—	2.4	—	MHz	C	$t_{ADACK} = 1/f_{ADACK}$
		ADLPC=0, ADHSC=0		—	5.2	—			
		ADLPC=0, ADHSC=1		—	6.2	—			
4	Sample Time	See Reference Manual for sample times							
5	Conversion Time	See Reference Manual for conversion times							
6	Total Unadjusted Error	16-bit differential mode 16-bit single-ended mode	TUE	—	± 16	+48/–40 +56/–28	LSB ³	T	32x Hardware Averaging (AVGE = %1 AVGS = %11)
		13-bit differential mode 12-bit single-ended mode		—	± 1.5	± 3.0		T	
		11-bit differential mode 10-bit single-ended mode		—	± 0.7	± 1.5		T	
		9-bit differential mode 8-bit single-ended mode		—	± 0.5	± 1.0		T	
7	Differential Non-Linearity	16-bit differential mode 16-bit single-ended mode	DNL	—	± 2.5	+5/–3 +5/–3	LSB ²	T	
		13-bit differential mode 12-bit single-ended mode		—	± 0.7	± 1		T	
		11-bit differential mode 10-bit single-ended mode		—	± 0.5	± 0.75		T	
		9-bit differential mode 8-bit single-ended mode		—	± 0.2	± 0.5		T	

Table 17. 16-bit SAR ADC Characteristics full operating range
 ($V_{REFH} = V_{DDA} \geq 2.7\text{ V}$, $V_{REFL} = V_{SSA}$, $f_{ADACK} \leq 4\text{ MHz}$, $ADHSC = 1$)

#	Characteristic	Conditions ¹	Symb	Min	Typ ²	Max	Unit	C	Comment	
1	Total Unadjusted Error	16-bit differential mode 16-bit single-ended mode	TUE	—	±16	+24/ -24	LSB ³	T	32x Hardware Averaging (AVGE = %1 AVGS = %11)	
		13-bit differential mode 12-bit single-ended mode		—	±1.5	±2.0				T
		11-bit differential mode 10-bit single-ended mode		—	±0.7	±1.0				T
		9-bit differential mode 8-bit single-ended mode		—	±0.5	±1.0				T
2	Differential Non-Linearity	16-bit differential mode 16-bit single-ended mode	DNL	—	±2.5	±3	LSB ²	T		
		13-bit differential mode 12-bit single-ended mode		—	±0.7	±1				T
		11-bit differential mode 10-bit single-ended mode		—	±0.5	±0.75				T
		9-bit differential mode 8-bit single-ended mode		—	±0.2	±0.5				T
3	Integral Non-Linearity	16-bit differential mode 16-bit single-ended mode	INL	—	±6.0	±12.0	LSB ²	T		
		13-bit differential mode 12-bit single-ended mode		—	±1.0	±2.0				T
		11-bit differential mode 10-bit single-ended mode		—	±0.5	±1.0				T
		9-bit differential mode 8-bit single-ended mode		—	±0.3	±0.5				T
4	Zero-Scale Error	16-bit differential mode 16-bit single-ended mode	E _{ZS}	—	±4.0	+16/0	LSB ²	T	$V_{ADIN} = V_{SSA}$	
		13-bit differential mode 12-bit single-ended mode		—	±0.7	±2.0 ±2.0				T
		11-bit differential mode 10-bit single-ended mode		—	±0.4	±1.0				T
		9-bit differential mode 8-bit single-ended mode		—	±0.2	±0.5				T

2.11 AC Characteristics


This section describes ac timing characteristics for each peripheral system.

2.11.1 Control Timing

Table 20. Control Timing

#	Symbol	Parameter	Min	Typical ¹	Max	C	Unit	
1	f_{Bus}	Bus frequency ($t_{\text{cyc}} = 1/f_{\text{Bus}}$)					MHz	
			$V_{\text{DD}} \geq 1.8 \text{ V}$	dc	—	10		D
			$V_{\text{DD}} > 2.1 \text{ V}$	dc	—	20		D
			$V_{\text{DD}} > 2.4 \text{ V}$	dc	—	24		D
2	t_{LPO}	Internal low-power oscillator period	700	1000	1300	P	μs	
3	t_{extrst}	External reset pulse width ² ($t_{\text{cyc}} = 1/f_{\text{Self_reset}}$)	100	—	—	D	ns	
4	t_{rstdrv}	Reset low drive	$66 \times t_{\text{cyc}}$	—	—	D	ns	
5	t_{MSSU}	Active background debug mode latch setup time	500	—	—	D	ns	
6	t_{MSH}	Active background debug mode latch hold time	100	—	—	D	ns	
7	$t_{\text{ILIH}}, t_{\text{IHIL}}$	IRQ pulse width <ul style="list-style-type: none"> Asynchronous path² Synchronous path³ 	100 $1.5 \times t_{\text{cyc}}$	—	—	D	ns	
8	$t_{\text{ILIH}}, t_{\text{IHIL}}$	KBIPx pulse width <ul style="list-style-type: none"> Asynchronous path² Synchronous path³ 	100 $1.5 \times t_{\text{cyc}}$	—	—	D	ns	


Electrical Characteristics



NOTES:

1. \overline{SS}^1 output mode (MODFEN = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 12. SPI Master Timing (CPHA = 0)



NOTES:

1. \overline{SS}^1 output mode (MODFEN = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 13. SPI Master Timing (CPHA = 1)




Figure 16. Typical VREF Output vs. Temperature




Figure 17. Typical VREF Output vs. V_{DD}

3.2 Package Information

Table 30. Package Descriptions

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
64	Low Quad Flat Package	LQFP	LH	840F-02	98ASS23234W
80	Low Quad Flat Package	LQFP	LK	917-01	98ASS23174W
81	MAPBGA Package	Map PBGA	MB	1662-01	98ASA10670D

3.3 Mechanical Drawings

Table 30 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MC9S08MM128 series Product Summary pages at <http://www.freescale.com>.

To view the latest drawing, either:

- Click on the appropriate link in Table 30, or
- Open a browser to the Freescale® website (<http://www.freescale.com>), and enter the appropriate document number (from Table 30) in the “Enter Keyword” search box at the top of the page.

4 Revision History

Table 31. Revision History

Rev	Date	Description of Changes
0	06/2009	Initial release of the Data Sheet.
1	07/2009	Updated MCG and XOSC Average internal reference frequency.
2	01/2010	Revised to include MC9S08MM32 and MC9S08MM32A devices. Updated electrical characteristic data.
3	10/2010	Updated with the latest characteristic data. Added several figures. Added the ADC Typical Operation table.