



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	S08
Core Size	8-Bit
Speed	48MHz
Connectivity	I <sup>2</sup> C, SCI, SPI, USB
Peripherals	LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 6x16b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mc9s08mm32vlh">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mc9s08mm32vlh</a>

# Contents

1 Devices in the MC9S08MM128 series . . . . .	3
1.1 Pin Assignments . . . . .	6
1.1.1 64-Pin LQFP . . . . .	6
1.1.2 80-Pin LQFP . . . . .	8
1.1.3 81-Pin MAPBGA . . . . .	9
1.2 Pin Assignments by Packages . . . . .	10
2 Electrical Characteristics . . . . .	13
2.1 Parameter Classification . . . . .	13
2.2 Absolute Maximum Ratings . . . . .	14
2.3 Thermal Characteristics . . . . .	15
2.4 ESD Protection Characteristics . . . . .	16
2.5 DC Characteristics . . . . .	17
2.6 Supply Current Characteristics . . . . .	20
2.7 PRACMP Electricals . . . . .	23
2.8 12-Bit DAC Electricals . . . . .	24
2.9 ADC Characteristics . . . . .	26
2.10 MCG and External Oscillator (XOSC) Characteristics . . . . .	33
2.11 AC Characteristics . . . . .	36
2.11.1 Control Timing . . . . .	36
2.11.2 TPM Timing . . . . .	38
2.12 SPI Characteristics . . . . .	39
2.13 Flash Specifications . . . . .	42
2.14 USB Electricals . . . . .	43
2.15 VREF Electrical Specifications . . . . .	44
2.16 TRIAMP Electrical Parameters . . . . .	46
2.17 OPAMP Electrical Parameters . . . . .	47
3 Ordering Information . . . . .	48
3.1 Device Numbering System . . . . .	48
3.2 Package Information . . . . .	49
3.3 Mechanical Drawings . . . . .	49
4 Revision History . . . . .	49

## Related Documentation

Find the most current versions of all documents at: <http://www.freescale.com>.

### Reference Manual —MC9S08MM128RM

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

# 1 Devices in the MC9S08MM128 series

The following table summarizes the feature set available in the MC9S08MM128 series of MCUs.

**Table 1. MC9S08MM128 series Features by MCU and Package**

Feature	MC9S08MM128			MC9S08MM64	MC9S08MM32	MC9S08MM32A
Pin quantity	81	80	64	64	64	64
FLASH size (bytes)	131072			65535	32768	32768
RAM size (bytes)	12K			12K	4K	2K
Programmable Analog Comparator (PRACMP)	yes			yes	yes	yes
Debug Module (DBG)	yes			yes	yes	yes
Multipurpose Clock Generator (MCG)	yes			yes	yes	yes
Inter-Integrated Communication (IIC)	yes			yes	yes	yes
Interrupt Request Pin (IRQ)	yes			yes	yes	yes
Keyboard Interrupt (KBI)	16	16	6	6	6	6
Port I/O <sup>1</sup>	47	46	33	33	33	33
Dedicated Analog Input Pins	12			12	12	12
Power and Ground Pins	8			8	8	8
Time Of Day (TOD)	yes			yes	yes	yes
Serial Communications (SCI1)	yes			yes	yes	yes
Serial Communications (SCI2)	yes			yes	yes	yes
Serial Peripheral Interface 1 (SPI1 (FIFO))	yes			yes	yes	yes
Serial Peripheral Interface 2 (SPI2)	yes			yes	yes	yes
Carrier Modulator Timer pin (IRO)	yes			yes	yes	yes
TPM input clock pin (TPMCLK)	yes			yes	yes	yes
TPM1 channels	4			4	4	4
TPM2 channels	4	4	2	2	2	2
XOSC1	yes			yes	yes	yes
XOSC2	yes			yes	yes	yes
USB	yes			yes	yes	no
Programmable Delay Block (PDB)	yes			yes	yes	yes
SAR ADC differential channels <sup>2</sup>	4	4	3	3	3	3
SAR ADC single-ended channels	8	8	6	6	6	6
DAC output pin (DACO)	yes			yes	yes	yes
Voltage reference output pin (VREFO)	yes			yes	yes	yes
General Purpose OPAMP (OPAMP)	yes			yes	yes	yes
Trans-Impedance Amplifier (TRIAMP)	yes			yes	yes	yes

<sup>1</sup> Port I/O count does not include two (2) output-only and one (1) input-only pins.

<sup>2</sup> Each differential channel is comprised of 2 pin inputs.

## 1.1.2 80-Pin LQFP

The following figure shows the 80-pin LQFP pinout configuration.




Figure 4. 80-Pin LQFP

## 1.2 Pin Assignments by Packages

**Table 3. Package Pin Assignments**

Package			Default Function	ALT1	ALT2	ALT3	Composite Pin Name
81 MAPBGA	80 LQFP	64 LQFP					
B2	1	1	PTA0	SS1	—	—	PTA0/SS1
A1	2	2	IRO	—	—	—	IRO
C4	3	—	PTA1	KBI1P0	TX1	—	PTA1/KBI1P0/TX1
D5	4	—	PTA2	KBI1P1	RX1	ADP4	PTA2/KBI1P1/RX1/ADP4
D6	5	—	PTA3	KBI1P2	ADP5	—	PTA3/KBI1P2/ADP5
C1	6	3	PTA4	INP1+	—	—	PTA4/INP1+
C2	7	4	PTA5	—	—	—	PTA5
C3	8	5	PTA6	—	—	—	PTA6
D2	9	6	PTA7	INP2+	—	—	PTA7/INP2+
D3	10	7	PTB0	—	—	—	PTB0
D4	11	8	PTB1	BLMS	—	—	PTB1/BLMS
J1	12	9	VSSA	—	—	—	VSSA
J2	13	10	VREFL	—	—	—	VREFL
D1	14	11	INP1-	—	—	—	INP1-
E1	15	12	OUT1	—	—	—	OUT1
F2	16	13	DADP2	TRIOUT1	—	—	DADP2/TRIOUT1
F1	17	14	VINP1	—	—	—	VINP1
E2	18	15	DADM2	VINN1	—	—	DADM2/VINN1
F3	19	16	INP2-	—	—	—	INP2-
E3	20	17	OUT2	—	—	—	OUT2
G2	21	18	DACO	—	—	—	DACO
G3	22	19	DADP3	TRIOUT2	—	—	DADP3/TRIOUT2
H4	23	20	VINP2	—	—	—	VINP2
G4	24	21	DADM3	VINN2	—	—	DADM3/VINN2
G1	25	22	DADP0	—	—	—	DADP0
H1	26	23	DADM0	—	—	—	DADM0
G5	27	24	VREFO	—	—	—	VREFO
H3	28	—	DADP1	—	—	—	DADP1
H2	29	—	DADM1	—	—	—	DADM1

**Table 3. Package Pin Assignments (Continued)**

Package			Default Function	ALT1	ALT2	ALT3	Composite Pin Name
81 MAPBGA	80 LQFP	64 LQFP					
F5	61	50	VSS3	—	—	—	VSS3
E5	62	51	VDD3	—	—	—	VDD3
C7	63	52	PTE5	TX2	—	—	PTE5/TX2
C6	64	53	PTE6	RX2	—	—	PTE6/RX2
B6	65	—	PTE7	TPM2CH3	—	—	PTE7/TPM2CH3
B8	66	—	PTF0	TPM2CH2	—	—	PTF0/TPM2CH2
B7	67	54	PTF1	RX2	TPM2CH1	—	PTF1/RX2/TPM2CH1
C5	68	55	PTF2	TX2	TPM2CH0	—	PTF2/TX2/TPM2CH0
A8	69	—	PTF3	SCL	—	—	PTF3/SCL
A7	70	—	PTF4	SDA	—	—	PTF4/SDA
B5	71	—	PTF5	KBI2P7	—	—	PTF5/KBI2P7
A6	72	56	VUSB33 <sup>1</sup>	—	—	—	VUSB33
B4	73	57	USB_DM <sup>2</sup>	—	—	—	USB_DM
A4	74	58	USB_DP <sup>3</sup>	—	—	—	USB_DP
A5	75	59	VBUS <sup>4</sup>	—	—	—	VBUS
F6	76	60	VSS1	—	—	—	VSS1
E6	77	61	VDD1	—	—	—	VDD1
A3	78	62	PTF6	MOSI1	—	—	PTF6/MOSI1
B1	79	63	PTF7	MISO1	—	—	PTF7/MISO1
A2	80	64	PTG0	SPSCK1	—	—	PTG0/SPSCK1
B3	—	—	PTG1	—	—	—	PTG1

<sup>1</sup> NC on MC9S08MM32A devices.<sup>2</sup> NC on MC9S08MM32A devices.<sup>3</sup> NC on MC9S08MM32A devices.<sup>4</sup> NC on MC9S08MM32A devices.

## 2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

**Table 5. Absolute Maximum Ratings**

#	Rating	Symbol	Value	Unit
1	Supply voltage	$V_{DD}$	–0.3 to +3.8	V
2	Maximum current into $V_{DD}$	$I_{DD}$	120	mA
3	Digital input voltage	$V_{In}$	–0.3 to $V_{DD} + 0.3$	V
4	Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	$I_D$	± 25	mA
5	Storage temperature range	$T_{stg}$	–55 to 150	°C

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.

<sup>2</sup> All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

<sup>3</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ).

## 2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

**Table 6. Thermal Characteristics**

#	Symbol	Rating	Value	Unit
1	$T_A$	Operating temperature range (packaged):		°C
		MC9S08MM128	-40 to 105	
		MC9S08MM64	-40 to 105	
		MC9S08MM32	-40 to 105	
		MC9S08MM32A	-40 to 105	
2	$T_{JMAX}$	Maximum junction temperature	135	°C
3	$\theta_{JA}$	Thermal resistance <sup>1,2,3,4</sup> Single-layer board — 1s		°C/W
		81-pin MBGA	77	
		80-pin LQFP	55	
		64-pin LQFP	68	
4	$\theta_{JA}$	Thermal resistance <sup>1, 2, 3, 4</sup> Four-layer board — 2s2p		°C/W
		81-pin MBGA	47	
		80-pin LQFP	40	
		64-pin LQFP	49	

<sup>1</sup> Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>2</sup> Junction to Ambient Natural Convection

<sup>3</sup> 1s — Single layer board, one signal layer

<sup>4</sup> 2s2p — Four layer board, 2 signal and 2 power layers

The average chip-junction temperature ( $T_J$ ) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad \text{Eqn. 1}$$

where:

$T_A$  = Ambient temperature, °C

$\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W

$P_D = P_{int} + P_{I/O}$

$P_{int} = I_{DD} \times V_{DD}$ , Watts — chip internal power

$P_{I/O}$  = Power dissipation on input and output pins — user determined

## 2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

**Table 9. DC Characteristics**

Num	Symbol	Characteristic	Condition	Min	Typ <sup>1</sup>	Max	Unit	C
1	V <sub>DD</sub>	Operating Voltage	—	1.8 <sup>2</sup>	—	3.6	V	—
2	V <sub>OH</sub>	Output high voltage	All I/O pins, low-drive strength					
				V <sub>DD</sub> ≥ 1.8 V, I <sub>Load</sub> = -600 μA	V <sub>DD</sub> - 0.5	—	—	V C
			All I/O pins, high-drive strength	V <sub>DD</sub> ≥ 2.7 V, I <sub>Load</sub> = -10 mA	V <sub>DD</sub> - 0.5	—	—	V P
				V <sub>DD</sub> ≥ 1.8 V, I <sub>Load</sub> = -3 mA	V <sub>DD</sub> - 0.5	—	—	V C
3	I <sub>OHT</sub>	Output high current	Max total I <sub>OH</sub> for all ports	—	—	—	100	mA D
4	V <sub>OL</sub>	Output low voltage	All I/O pins, low-drive strength					
				V <sub>DD</sub> ≥ 1.8 V, I <sub>Load</sub> = 600 μA	—	—	0.5	V C
			All I/O pins, high-drive strength	V <sub>DD</sub> ≥ 2.7 V, I <sub>Load</sub> = 10 mA	—	—	0.5	V P
				V <sub>DD</sub> ≥ 1.8 V, I <sub>Load</sub> = 3 mA	—	—	0.5	V C
5	I <sub>OLT</sub>	Output low current	Max total I <sub>OL</sub> for all ports	—	—	—	100	mA D
6	V <sub>IH</sub>	Input high voltage all digital inputs		all digital inputs, V <sub>DD</sub> > 2.7 V	0.70 × V <sub>DD</sub>	—	—	V P
				all digital inputs, 2.7 V > V <sub>DD</sub> ≥ 1.8 V	0.85 × V <sub>DD</sub>	—	—	V P

## 2.6 Supply Current Characteristics

Table 10. Supply Current Characteristics

#	Symbol	Parameter	Bus Freq	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max	Unit	Temp (°C)	C
1	R <sub>I<sub>DD</sub></sub>	Run supply current FEI mode; all modules ON <sup>2</sup>	24 MHz	3	20	24	mA	-40 to 25	P
			24 MHz	3	20	24	mA	105	P
			20 MHz	3	18	—	mA	-40 to 105	T
			8 MHz	3	8	—	mA	-40 to 105	T
			1 MHz	3	1.8	—	mA	-40 to 105	T
2	R <sub>I<sub>DD</sub></sub>	Run supply current FEI mode; all modules OFF <sup>3</sup>	24 MHz	3	12.3	14.1	mA	-40 to 105	C
			20 MHz	3	10.5	—	mA	-40 to 105	T
			8 MHz	3	4.8	—	mA	-40 to 105	T
			1 MHz	3	1.3	—	mA	-40 to 105	T
3	R <sub>I<sub>DD</sub></sub>	Run supply current LPS=0; all modules OFF <sup>3</sup>	16 kHz FBILP	3	153	222	μA	-40 to 105	T
			16 kHz FBELP	3	143	200	μA	-40 to 105	T
4	R <sub>I<sub>DD</sub></sub>	Run supply current LPS=1, all modules OFF <sup>3</sup>	16 kHz FBELP	3	20	26	μA	0 to 70	T
			16 kHz FBELP	3	20	70	μA	-40 to 105	T

## 2.8 12-Bit DAC Electricals

**Table 13. DAC 12LV Operating Requirements**

#	Characteristic	Symbol	Min	Max	Unit	C	Notes
1	Supply voltage	$V_{DDA}$	1.8	3.6	V	P	
2	Reference voltage	$V_{DACP}$	1.15	3.6	V	C	
3	Temperature	$T_A$	-40	105	°C	C	
4	Output load capacitance	$C_L$	—	100	pF	C	A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.
5	Output load current	$I_L$	—	1	mA	C	

**Table 14. DAC 12-Bit Operating Behaviors**

#	Characteristic	Symbol	Min	Typ	Max	Unit	C	Notes
1	Resolution	N	12	—	12	bit	T	
2	Supply current low-power mode	$I_{DDA\_DACL}$	—	50	100	μA	T	
3	Supply current high-power mode	$I_{DDA\_DACH}$	—	345	500	μA	T	
4	Full-scale Settling time (±1 LSB) (0x080 to 0xF7F or 0xF7F to 0x080) low-power mode	$T_{FS}LP$	—	—	200	μs	T	<ul style="list-style-type: none"> <li><math>V_{DDA} = 3 \text{ V}</math> or <math>2.2 \text{ V}</math></li> <li><math>V_{REFSEL} = 1</math></li> <li>Temperature = <math>25^\circ\text{C}</math></li> </ul>
5	Full-scale Settling time (±1 LSB) (0x080 to 0xF7F or 0xF7F to 0x080) high-power mode	$T_{FS}HP$	—	—	30	μs	T	<ul style="list-style-type: none"> <li><math>V_{DDA} = 3 \text{ V}</math> or <math>2.2 \text{ V}</math></li> <li><math>V_{REFSEL} = 1</math></li> <li>Temperature = <math>25^\circ\text{C}</math></li> </ul>
6	Code-to-code Settling time (±1 LSB) (0xBF8 to 0xC08 or 0xC08 to 0xBF8) low-power mode	$T_{C-C}LP$	—	—	5	μs	T	<ul style="list-style-type: none"> <li><math>V_{DDA} = 3 \text{ V}</math> or <math>2.2 \text{ V}</math></li> <li><math>V_{REFSEL} = 1</math></li> <li>Temperature = <math>25^\circ\text{C}</math></li> </ul>
7	Code-to-code Settling time (±1 LSB) (0xBF8 to 0xC08 or 0xC08 to 0xBF8) high-power mode (3 V at Room Temperature)	$T_{C-C}HP$	—	1	—	μs	T	<ul style="list-style-type: none"> <li><math>V_{DDA} = 3 \text{ V}</math> or <math>2.2 \text{ V}</math></li> <li><math>V_{REFSEL} = 1</math></li> <li>Temperature = <math>25^\circ\text{C}</math></li> </ul>
8	DAC output voltage range low (high-power mode, no load, DAC set to 0) (3 V at Room Temperature)	$V_{dacoutl}$	—	—	100	mV	T	

## 2.9 ADC Characteristics

Table 15. 16-Bit ADC Operating Conditions

#	Symb	Characteristic	Conditions	Min	Typ <sup>1</sup>	Max	Unit	C	Comment
1	$V_{DDA}$	Supply voltage	Absolute	1.8	—	3.6	V	D	
2	$\Delta V_{DDA}$		Delta to $V_{DD}$ $(V_{DD} - V_{DDA})^2$	-100	0	+100	mV	D	
3	$\Delta V_{SSA}$	Ground voltage	Delta to $V_{SS}$ $(V_{SS} - V_{SSA})^2$	-100	0	+100	mV	D	
4	$V_{REFH}$	Ref Voltage High		1.15	$V_{DDA}$	$V_{DDA}$	V	D	
5	$V_{REFL}$	Ref Voltage Low		$V_{SSA}$	$V_{SSA}$	$V_{SSA}$	V	D	
6	$V_{ADIN}$	Input Voltage		$V_{REFL}$	—	$V_{REFH}$	V	D	
7	$C_{ADIN}$	Input Capacitance	16-bit modes 8/10/12-bit modes	—	8 4	10 5	pF	T	
8	$R_{ADIN}$	Input Resistance		—	2	5	kΩ	T	
9	$R_{AS}$	Analog Source Resistance							External to MCU Assumes ADLSMP=0
16-bit mode	$f_{ADCK} > 8$ MHz	—	—	0.5	kΩ	T			
		—	—	1	kΩ	T			
		—	—	2	kΩ	T			
13/12-bit mode	$f_{ADCK} > 8$ MHz	—	—	1	kΩ	T			
		—	—	2	kΩ	T			
		—	—	5	kΩ	T			
11/10-bit mode	$f_{ADCK} > 8$ MHz	—	—	2	kΩ	T			
		—	—	5	kΩ	T			
		—	—	10	kΩ	T			
9/8-bit mode	$f_{ADCK} > 8$ MHz	—	—	5	kΩ	T			
		—	—	10	kΩ	T			

## Electrical Characteristics

**Table 16. 16-Bit SAR ADC Characteristics full operating range  
( $V_{REFH} = V_{DDA}$ ,  $> 1.8$ ,  $V_{REFL} = V_{SSA} \leq 8$  MHz,  $-40$  to  $85$  °C)**

#	Characteristic	Conditions <sup>1</sup>	Symb	Min	Typ <sup>2</sup>	Max	Unit	C	Comment				
1	Supply Current	ADLPC=1, ADHSC=0	$I_{DDAD}$	—	215	—	$\mu A$	T	ADLSMP =0 ADCO=1				
		ADLPC=0, ADHSC=0		—	470	—							
		ADLPC=0, ADHSC=1		—	610	—							
2	Supply Current	Stop, Reset, Module Off	$I_{DDAD}$	—	0.01	—	$\mu A$	T					
3	ADC Asynchronous Clock Source	ADLPC=1, ADHSC=0	$f_{ADACK}$	—	2.4	—	MHz	C	$t_{ADACK} = 1/f_{ADACK}$				
		ADLPC=0, ADHSC=0		—	5.2	—							
		ADLPC=0, ADHSC=1		—	6.2	—							
4	Sample Time	See Reference Manual for sample times											
5	Conversion Time	See Reference Manual for conversion times											
6	Total Unadjusted Error	16-bit differential mode 16-bit single-ended mode	TUE	— —	$\pm 16$ $\pm 20$	$+48/-40$ $+56/-28$	LSB <sup>3</sup>	T	32x Hardware Averaging (AVGE = %1 AVGS = %11)				
		13-bit differential mode 12-bit single-ended mode		— —	$\pm 1.5$ $\pm 1.75$	$\pm 3.0$ $\pm 3.5$		T					
		11-bit differential mode 10-bit single-ended mode		— —	$\pm 0.7$ $\pm 0.8$	$\pm 1.5$ $\pm 1.5$		T					
		9-bit differential mode 8-bit single-ended mode		— —	$\pm 0.5$ $\pm 0.5$	$\pm 1.0$ $\pm 1.0$		T					
		16-bit differential mode 16-bit single-ended mode		— —	$\pm 2.5$ $\pm 2.5$	$\pm 5/-3$ $\pm 5/-3$	LSB <sup>2</sup>	T					
7	Differential Non-Linearity	13-bit differential mode 12-bit single-ended mode	DNL	— —	$\pm 0.7$ $\pm 0.7$	$\pm 1$ $\pm 1$		T					
		11-bit differential mode 10-bit single-ended mode		— —	$\pm 0.5$ $\pm 0.5$	$\pm 0.75$ $\pm 0.75$		T					
		9-bit differential mode 8-bit single-ended mode		— —	$\pm 0.2$ $\pm 0.2$	$\pm 0.5$ $\pm 0.5$		T					

## 2.10 MCG and External Oscillator (XOSC) Characteristics

Table 18. MCG (Temperature Range = -40 to 105°C Ambient)

#	Rating	Symbol	Min	Typical	Max	Unit	C
1	Internal reference startup time	$t_{irefst}$	—	55	100	μs	D
2	Average internal reference frequency factory trimmed at VDD=3.0 V and temp=25°C	$f_{int\_ft}$	—	31.25	—	kHz	C
			31.25	—	39.0625		C
3	DCO output frequency range — trimmed Low range (DRS=00) Mid range (DRS=01) High range <sup>1</sup> (DRS=10)	$f_{dco\_t}$	16	—	20	MHz	C
			32	—	40		C
			40	—	60		C
4	Resolution of trimmed DCO output frequency with FTRIM at fixed voltage and temperature without FTRIM	$\Delta f_{dco\_res\_t}$	—	± 0.1	± 0.2	% $f_{dco}$	C
			—	± 0.2	± 0.4		C
5	Total deviation of trimmed DCO output frequency over voltage and temperature over voltage and temperature over fixed voltage and temp range of 0 – 70 °C	$\Delta f_{dco\_t}$	—	±1.0	± 2	% $f_{dco}$	P
			—	± 0.5	± 1		C
6	Acquisition time FLL <sup>2</sup>	$t_{fll\_acquire}$	—	—	1	ms	C
		$t_{pll\_acquire}$	—	—	1		D
7	Long term Jitter of DCO output clock (averaged over 2mS interval) <sup>4</sup>	$C_{Jitter}$	—	0.02	0.2	% $f_{dco}$	C
8	VCO operating frequency	$f_{vco}$	7.0	—	55.0	MHz	D
9	PLL reference frequency range	$f_{pll\_ref}$	1.0	—	2.0	MHz	D
10	Jitter of PLL output clock measured over 625ns <sup>5</sup>	$f_{pll\_jitter\_625\text{ ns}}$	—	0.566 <sup>4</sup>	—	% $f_{pll}$	D
11	Lock frequency tolerance Entry <sup>6</sup>	$D_{lock}$	± 1.49	—	± 2.98	%	D
		$D_{unl}$	± 4.47	—	± 5.97		D
12	Lock time FLL	$t_{fll\_lock}$	—	—	$t_{fll\_acquire} + 1075(1/f_{int\_t})$	s	D
		$t_{pll\_lock}$	—	—	$t_{pll\_acquire} + 1075(1/f_{pll\_ref})$		D
13	Loss of external clock minimum frequency - RANGE = 0	$f_{loc\_low}$	(3/5) x $f_{int\_t}$	—	—	kHz	D
14	Loss of external clock minimum frequency - RANGE = 1	$f_{loc\_high}$	(16/5) x $f_{int\_t}$	—	—	kHz	D

<sup>1</sup> This should not exceed the maximum CPU frequency for this device which is 48 MHz.

<sup>2</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

## 2.11 AC Characteristics


This section describes ac timing characteristics for each peripheral system.

### 2.11.1 Control Timing

**Table 20. Control Timing**

#	Symbol	Parameter	Min	Typical <sup>1</sup>	Max	C	Unit	
1	f <sub>Bus</sub>	Bus frequency ( $t_{cyc} = 1/f_{Bus}$ )					MHz	
		V <sub>DD</sub> ≥ 1.8 V	dc	—	10	D		
		V <sub>DD</sub> > 2.1 V	dc	—	20	D		
1	f <sub>Bus</sub>	V <sub>DD</sub> > 2.4 V	dc	—	24	D	MHz	
2	t <sub>LPO</sub>	Internal low-power oscillator period		700	1000	1300	P	μs
3	t <sub>extrst</sub>	External reset pulse width <sup>2</sup> ( $t_{cyc} = 1/f_{Self\_reset}$ )		100	—	—	D	ns
4	t <sub>rstdrv</sub>	Reset low drive		66 × t <sub>cyc</sub>	—	—	D	ns
5	t <sub>MSSU</sub>	Active background debug mode latch setup time		500	—	—	D	ns
6	t <sub>MSH</sub>	Active background debug mode latch hold time		100	—	—	D	ns
7	t <sub>I<sub>L</sub>IH</sub> , t <sub>I<sub>H</sub>IIL</sub>	IRQ pulse width • Asynchronous path <sup>2</sup> • Synchronous path <sup>3</sup>		100 1.5 × t <sub>cyc</sub>	—	—	D	ns
8	t <sub>I<sub>L</sub>IH</sub> , t <sub>I<sub>H</sub>IIL</sub>	KBIPx pulse width • Asynchronous path <sup>2</sup> • Synchronous path <sup>3</sup>		100 1.5 × t <sub>cyc</sub>	—	—	D	ns


## Electrical Characteristics



NOTES:

1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 12. SPI Master Timing (CPHA = 0)



NOTES:

1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 13. SPI Master Timing (CPHA = 1)

## Electrical Characteristics

### 2.15 VREF Electrical Specifications

Table 25. VREF Electrical Specifications

#	Characteristic	Symbol	Min	Max	Unit	C
1	Supply voltage	$V_{DDA}$	1.80	3.6	V	C
2	Temperature	$T_A$	-40	105	°C	C
3	Output Load Capacitance	$C_L$	—	100	nf	D
4	Maximum Load	—	—	10	mA	—
5	Voltage Reference Output with Factory Trim. $V_{DD} = 3$ V at 25°C.	$V_{out}$	1.140	1.160	V	P
6	Temperature Drift ( $V_{min} - V_{max}$ across the full temperature range)	$T_{drift}$	—	25	mV <sup>1</sup>	T
7	Aging Coefficient <sup>2</sup>	$A_c$	—	60	µV/year	C
8	Powered down Current (Off Mode, VREFEN=0, VRSTEN=0)	I	—	0.10	µA	C
9	Bandgap only (MODE_LV[1:0] = 00)	I	—	75	µA	T
10	Low-Power buffer (MODE_LV[1:0] = 01)	I	—	125	µA	T
11	Tight-Regulation buffer (MODE_LV[1:0] = 10)	I	—	1.1	mA	T
12	Load Regulation MODE_LV = 10	—	—	100	µV/mA	C
13	Line Regulation MODE = 1:0, Tight Regulation $V_{DD} < 2.3$ V, Delta $V_{DDA} = 100$ mV, VREFH = 1.2 V driven externally with VREFO disabled. (Power Supply Rejection)	DC	70	—	dB	C

<sup>1</sup> See typical chart that follows (Figure 16).

<sup>2</sup> Linear reliability model (1008 hours stress at 125°C = 10 years operating life) used to calculate Aging µV/year.  $V_{refo}$  data recorded per month.

Table 26. VREF Limited Range Operating Behaviors

#	Characteristic	Symbol	Min	Max	Unit	C	Notes
1	Voltage Reference Output with Factory Trim (Temperature range from 0° C to 50° C)	$V_{out}$	1.149	1.152	mV	T	
2	Temperature Drift ( $V_{min} - V_{max}$ Temperature range from 0° C to 50° C)	$T_{drift}$	—	3	mV <sup>1</sup>	T	

<sup>1</sup> See typical chart that follows (Figure 16).





Figure 16. Typical VREF Output vs. Temperature

Figure 17. Typical VREF Output vs. V<sub>DD</sub>

## 2.16 TRIAMP Electrical Parameters

Table 27. TRIAMP Characteristics 1.8–3.6 V, –40°C~105°C

#	Characteristic <sup>1</sup>	Symbol	Min	Typ <sup>2</sup>	Max	Unit	C
1	Operating Voltage	V <sub>DD</sub>	1.8	—	3.6	V	C
2	Supply Current (I <sub>OUT</sub> =0mA, CL=0) Low-power mode	I <sub>SUPPLY</sub>	—	52	60	µA	T
3	Supply Current (I <sub>OUT</sub> =0mA, CL=0) High-speed mode	I <sub>SUPPLY</sub>	—	432	480	µA	T
4	Input Offset Voltage	V <sub>OS</sub>	—	± 1	± 5	mV	T
5	Input Offset Voltage Temperature Drift	α <sub>VOS</sub>	—	600	—	µV	T
6	Input Offset Current	I <sub>OS</sub>	—	±120	500	pA	T
7	Input Bias Current (0 ~ 50°C)	I <sub>BIAS</sub>	—	< 350	< ±500	pA	T
8	Input Bias Current (–40 ~ 105°C)	I <sub>BIAS</sub>	—	3	6.55	nA	T
9	Input Common Mode Voltage Low	V <sub>CML</sub>	0	—	—	V	T
10	Input Common Mode Voltage High	V <sub>CMH</sub>	—	—	V <sub>DD</sub> –1.4	V	T
11	Input Resistance	R <sub>IN</sub>	500	—	—	MΩ	T
12	Input Capacitances	C <sub>IN</sub>	—	—	5	pF	D
13	AC Input Impedance (f <sub>IN</sub> =100kHz)	X <sub>IN</sub>	—	1	—	MΩ	D
14	Input Common Mode Rejection Ratio	CMRR	60	70	—	dB	T
15	Power Supply Rejection Ration	PSRR	60	70	—	dB	T
16	Slew Rate (ΔV <sub>IN</sub> =100mV) Low-power mode	SR	—	0.1	—	V/µs	T
17	Slew Rate (ΔV <sub>IN</sub> =100mV) High-speed mode	SR	—	1	—	V/µs	T
18	Unity Gain Bandwidth (Low-power mode) 50pF	GBW	0.15	0.25	—	MHz	T
19	Unity Gain Bandwidth (High-speed mode) 50pF	GBW	—	1.6	—	MHz	T
20	DC Open Loop Voltage Gain	A <sub>V</sub>	—	80	—	dB	T
21	Load Capacitance Driving Capability	CL(max)	—	—	100	pF	T
22	Output Impedance AC Open Loop (@100 kHz Low-power mode)	R <sub>OUT</sub>	—	1.4	—	kΩ	D
23	Output Impedance AC Open Loop (@100 kHz High-speed mode)	R <sub>OUT</sub>	—	184	—	Ω	D
24	Output Voltage Range	triout	0.15	—	V <sub>DD</sub> – 0.15	V	T
25	Output Drive Capability	I <sub>OUT</sub>	—	± 1.0	—	mA	T
26	Gain Margin	GM	20	—	—	dB	D
27	Phase Margin	PM	45	55	—	deg	T
28	Input Voltage Noise Density	f = 1 kHz	—	160	—	nV/√Hz	T

<sup>1</sup> All parameters are measured at 3.0 V, CL= 47 pF across temperature –40 to + 105 °C unless specified.

<sup>2</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

## Ordering Information

**Table 28. OPAMP Characteristics 1.8–3.6 V (Continued)**

#	Characteristics <sup>1</sup>	Symbol	Min	Typ <sup>2</sup>	Max	Unit	C
32	GPAMP startup time (Low-Power mode) (Tolerance < 1%, Vin = 0.5 V <sub>p-p</sub> , CL = 25 pF, RL = 100k)	T <sub>startup</sub>	—	4	—	uS	T
33	GPAMP startup time (Low-Power mode) (Tolerance < 1%, Vin = 0.5 V <sub>p-p</sub> , CL = 25 pF, RL = 100k)	T <sub>startup</sub>	—	1	—	uS	T
34	Input Voltage Noise Density	f=1 kHz	—	250	—	nV/ $\sqrt{\text{Hz}}$	T

<sup>1</sup> All parameters are measured at 3.3 V, CL = 4.7 pF across temperature –40 to +105°C unless specified.


<sup>2</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

## 3 Ordering Information

This appendix contains ordering information for the device numbering system. MC9S08MM128 and MC9S08MM64 devices.

### 3.1 Device Numbering System

Example of the device numbering system:



**Table 29. Device Numbering System**

Device Number <sup>1</sup>	Memory		Available Packages <sup>2</sup>
	Flash	RAM	
MC9S08MM128	131,072	12,288	64 LQFP
	131,072	12,288	80 LQFP
	131,072	12,288	81 MAPBGA
MC9S08MM64	65,536	12,288	64 LQFP
MC9S08MM32	32768	4096	64 LQFP
MC9S08MM32A	32768	2048	64 LQFP

<sup>1</sup> See Table 2 for a complete description of modules included on each device.

<sup>2</sup> See Table 30 for package information.

## 3.2 Package Information

**Table 30. Package Descriptions**

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
64	Low Quad Flat Package	LQFP	LH	840F-02	<a href="#">98ASS23234W</a>
80	Low Quad Flat Package	LQFP	LK	917-01	<a href="#">98ASS23174W</a>
81	MAPBGA Package	Map PBGA	MB	1662-01	<a href="#">98ASA10670D</a>

## 3.3 Mechanical Drawings

Table 30 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MC9S08MM128 series Product Summary pages at <http://www.freescale.com>.

To view the latest drawing, either:

- Click on the appropriate link in Table 30, or
- Open a browser to the Freescale® website (<http://www.freescale.com>), and enter the appropriate document number (from Table 30) in the “Enter Keyword” search box at the top of the page.

## 4 Revision History

**Table 31. Revision History**

Rev	Date	Description of Changes
0	06/2009	Initial release of the Data Sheet.
1	07/2009	Updated MCG and XOSC Average internal reference frequency.
2	01/2010	Revised to include MC9S08MM32 and MC9S08MM32A devices. Updated electrical characteristic data.
3	10/2010	Updated with the latest characteristic data. Added several figures. Added the ADC Typical Operation table.