



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SCI, SPI, USB
Peripherals	LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 6x16b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08mm64clh

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Devices in the MC9S08MM128 series

The following table summarizes the feature set available in the MC9S08MM128 series of MCUs.

Table 1. MC9S08MM128 series Features by MCU and Package

Feature	МС	9S08MM	1128	MC9S08MM64	MC9S08MM32	MC9S08MM32A
Pin quantity	81	80	64	64	64	64
FLASH size (bytes)	131072		65535	32768	32768	
RAM size (bytes)		12K		12K	4K	2K
Programmable Analog Comparator (PRACMP)		yes		yes	yes	yes
Debug Module (DBG)		yes		yes	yes	yes
Multipurpose Clock Generator (MCG)		yes		yes	yes	yes
Inter-Integrated Communication (IIC)		yes		yes	yes	yes
Interrupt Request Pin (IRQ)		yes		yes	yes	yes
Keyboard Interrupt (KBI)	16	16	6	6	6	6
Port I/O ¹	47	46	33	33	33	33
Dedicated Analog Input Pins		12		12	12	12
Power and Ground Pins		8		8	8	8
Time Of Day (TOD)		yes		yes	yes	yes
Serial Communications (SCI1)		yes		yes	yes	yes
Serial Communications (SCI2)		yes		yes	yes	yes
Serial Peripheral Interface 1 (SPI1 (FIFO))		yes		yes	yes	yes
Serial Peripheral Interface 2 (SPI2)		yes		yes	yes	yes
Carrier Modulator Timer pin (IRO)		yes		yes	yes	yes
TPM input clock pin (TPMCLK)		yes		yes	yes	yes
TPM1 channels		4		4	4	4
TPM2 channels	4	4	2	2	2	2
XOSC1		yes		yes	yes	yes
XOSC2		yes		yes	yes	yes
USB		yes		yes	yes	no
Programmable Delay Block (PDB)		yes		yes	yes	yes
SAR ADC differential channels ²	4	4	3	3	3	3
SAR ADC single-ended channels	8	8	6	6	6	6
DAC ouput pin (DACO)		yes		yes	yes	yes
Voltage reference output pin (VREFO)		yes		yes	yes	yes
General Purpose OPAMP (OPAMP)		yes		yes	yes	yes
Trans-Impedance Amplifier (TRIAMP)		yes		yes	yes	yes

Port I/O count does not include two (2) output-only and one (1) input-only pins.

² Each differential channel is comprised of 2 pin inputs.




Figure 1. MC9S08MM128 series Block Diagram

1.1 Pin Assignments

This section shows the pin assignments for the MC9S08MM128 series devices.

1.1.1 64-Pin LQFP

The following two figures show the 64-pin LQFP pinout configuration. The first illustrates the pinout configuration for MC9S08MM128, MC9S08MM64, and MC9S08MM32 devices.




Figure 2. 64-Pin LQFP for MC9S08MM128, MC9S08MM64, and MC9S08MM32 devices

For MC9S08MM32A devices, pins 56, 57, 58, and 59 are no connects (NC) as illustrated in the following figure.

1.1.2 80-Pin LQFP

The following figure shows the 80-pin LQFP pinout configuration.




Figure 4. 80-Pin LQFP

2 Electrical Characteristics

This section contains electrical specification tables and reference timing diagrams for the MC9S08MM128/64/32/32A microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 4. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

Electrical Characteristics

2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

Table 5. Absolute Maximum Ratings

#	Rating	Symbol	Value	Unit
1	Supply voltage	V_{DD}	-0.3 to +3.8	V
2	Maximum current into V _{DD}	I _{DD}	120	mA
3	Digital input voltage	V _{In}	-0.3 to $V_{DD} + 0.3$	V
4	Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	I _D	± 25	mA
5	Storage temperature range	T _{stg}	-55 to 150	°C

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}).

 $^{^2}$ $\,$ All functional non-supply pins are internally clamped to $\rm V_{SS}$ and $\rm V_{DD}.$

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take $P_{\rm I/O}$ into account in power calculations, determine the difference between actual pin voltage and $V_{\rm SS}$ or $V_{\rm DD}$ and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and $V_{\rm SS}$ or $V_{\rm DD}$ will be very small.

Table	6	Thermal	Characteristics
Iabic	v.	HIIGHIIA	Ullai actel istics

#	Symbol		Rating	Value	Unit
1	T _A	Operating temperature	range (packaged):		°C
			MC9S08MM128	-40 to 105	
			MC9S08MM64	-40 to 105	
			MC9S08MM32	-40 to 105	
			MC9S08MM32A	-40 to 105	
2	T_{JMAX}	Maximum junction temperature 135			
3	θ_{JA}	Thermal resistance ^{1,2,3}	^{3,4} Single-layer board — 1s		°C/W
			81-pin MBGA	77	
			80-pin LQFP	55	
			64-pin LQFP	68	
4	θ_{JA}	Thermal resistance ^{1, 2}	, 3, 4 Four-layer board — 2s2p		°C/W
			81-pin MBGA	47	
			80-pin LQFP	40	
			64-pin LQFP	49	

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

The average chip-junction temperature (T_I) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $T_A = Ambient temperature, °C$

 $\theta_{\rm JA}$ = Package thermal resistance, junction-to-ambient, °C/W

$$P_D = P_{int} + P_{I/O}$$

 $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins — user determined

² Junction to Ambient Natural Convection

³ 1s — Single layer board, one signal layer

⁴ 2s2p — Four layer board, 2 signal and 2 power layers

Table 10. Supply Current Characteristics (Continued)

#	Symbol	Parameter	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit	Temp (°C)	С
5	WI _{DD}	Wait mode FEI mode, supply current	all modules	OFF ³					
			24 MHz	3	6.7	_	mA	-40 to 105	С
			20 MHz	3	5.6	_	mA	-40 to 105	Т
			8 MHz	3	2.4	_	mA	-40 to 105	Т
			1 MHz	3	1	_	mA	-40 to 105	Т
6	LPWI _{DD}	Low-Power Wait mode supply current							
			16 KHz	3	10	40	μΑ	-40 to 105	Т
7	S2I _{DD}	Stop2 mode supply cur- rent ⁴							
			N/A	3	0.39	0.8	μΑ	-40 to 25	Р
			N/A	3	2.4	4.5	μΑ	70	С
			N/A	3	7	11	μA	85	С
			N/A	3	16	22	μA	105	Р
			N/A	2	0.2	0.45	μΑ	-40 to 25	С
			N/A	2	2	3.8	μΑ	70	С
			N/A	2	8	12	μΑ	85	С
			N/A	2	10	20	μΑ	105	С

Table 14. DAC 12-Bit Operating Behaviors (Continued)

#	Characteristic	Symbol	Min	Тур	Max	Unit	С	Notes
9	DAC output voltage range high (high-power mode, no load, DAC set to 0x0FFF)	V _{dacouth}	V _{DACR} -	_	_	mV	Т	
10	Integral non-linearity error	INL	_	_	± 8	LSB	Т	
11	Differential non-linearity error VDACR is > 2.4 V	DNL	_	_	± 1	LSB	Т	
12	Offset error	E _O	_	±0.4	±3	%FSR	Т	Calculated by a best fit curve from V _{SS} + 100mV to V _{REFH} -100mV
13	Gain error, $V_{REFH} = V_{ext} = V_{DD}$	E _G	_	±0.1	± 0.5	%FSR	Т	Calculated by a best fit curve from V _{SS} + 100mV to V _{REFH} -100mV
14	Power supply rejection ratio $V_{DD} \ge 2.4 \text{ V}$	PSRR	60	_	_	dB	Т	
15	Temperature drift of offset voltage (DAC set to 0x0800)	T _{co}	_		2	mV	Т	See Typical Drift figure that follows.
16	Offset aging coefficient	A_{c}	_	_	8	μV/yr	Т	




Figure 6. Offset at Half Scale vs Temperature

Table 15. 16-Bi	t ADC Operating	Conditions ((Continued)
-----------------	-----------------	--------------	-------------

#	Symb	Characteristic	Conditions	Min	Typ ¹	Max	Unit	С	Comment
10	f _{ADCK}	ADC Conversion Frequency	Clock						
		ADLPC=0, ADHS	SC=1	1.0	_	8.0	MHz	D	
		ADLPC=0, ADHS	SC=0	1.0	_	5.0	MHz	D	
		ADLPC=1, ADHS	6C=0	1.0	_	2.5	MHz	D	

Typical values assume $V_{DDA} = 3.0 \text{ V}$, Temp = 25 °C, $f_{ADCK} = 1.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.




Figure 7. ADC Input Impedance Equivalency Diagram

Table 17. 16-bit SAR ADC Characteristics full operating range (V_{REFH} = V_{DDA}, \geq 2.7 V, V_{REFL} = V_{SSA}, f_{ADACK} \leq 4 MHz, ADHSC = 1)

#	Characteristic	Conditions ¹	Symb	Min	Typ ²	Max	Unit	С	Comment
1	Total Unadjusted Error	16-bit differential mode 16-bit single-ended mode	TUE		±16 ±20	+24/ -24 +32/-20	LSB ³	Т	32x Hardware Averaging (AVGE = %1 AVGS = %11)
		13-bit differential mode 12-bit single-ended mode			±1.5 ±1.75	±2.0 ±2.5		Т	
		11-bit differential mode 10-bit single-ended mode		_	±0.7 ±0.8	±1.0 ±1.25		Т	
		9-bit differential mode 8-bit single-ended mode		_	±0.5 ±0.5	±1.0 ±1.0		Т	
2	Differential Non-Linearity	16-bit differential mode 16-bit single-ended mode	DNL	_	±2.5 ±2.5	±3 ±3	LSB ²	Т	
		13-bit differential mode 12-bit single-ended mode		_ _	±0.7 ±0.7	±1 ±1		Т	
		11-bit differential mode 10-bit single-ended mode		_ _	±0.5 ±0.5	±0.75 ±0.75		Т	
		9-bit differential mode 8-bit single-ended mode		_	±0.2 ±0.2	±0.5 ±0.5		Т	
3	Integral Non-Linearity	16-bit differential mode 16-bit single-ended mode	INL	_	±6.0 ±10.0	±12.0 ±16.0	LSB ²	Т	
		13-bit differential mode 12-bit single-ended mode		_	±1.0 ±1.0	±2.0 ±2.0		Т	
		11-bit differential mode 10-bit single-ended mode		_	±0.5 ±0.5	±1.0 ±1.0		Т	
		9-bit differential mode 8-bit single-ended mode		_	±0.3 ±0.3	±0.5 ±0.5		Т	
4	Zero-Scale Error	16-bit differential mode 16-bit single-ended mode	E _{ZS}	_ _	±4.0 ±4.0	+16/0 +16/-8	LSB ²	Т	V _{ADIN} = V _{SSA}
		13-bit differential mode 12-bit single-ended mode		_ _	±0.7 ±0.7	±2.0 ±2.0		Т	
		11-bit differential mode 10-bit single-ended mode		_ _	±0.4 ±0.4	±1.0 ±1.0		Т	
		9-bit differential mode 8-bit single-ended mode		_ _	±0.2 ±0.2	±0.5 ±0.5		Т	

Electrical Characteristics

Table 17. 16-bit SAR ADC Characteristics full operating range (V_{REFH} = V_{DDA}, \geq 2.7 V, V_{REFL} = V_{SSA}, f_{ADACK} \leq 4 MHz, ADHSC = 1) (Continued)

#	Characteristic	Conditions ¹	Symb	Min	Typ ²	Max	Unit	С	Comment
5	Full-Scale Error	16-bit differential mode 16-bit single-ended mode	E _{FS}	_	+8/0 +12/0	+24/0 +24/0	LSB ²	Т	V _{ADIN} = V _{DDA}
		13-bit differential mode 12-bit single-ended mode		_	±0.7 ±0.7	±2.0 ±2.5		Т	
		11-bit differential mode 10-bit single-ended mode		_	±0.4 ±0.4	±1.0 ±1.0		Т	
		9-bit differential mode 8-bit single-ended mode		_	±0.2 ±0.2	±0.5 ±0.5		Т	
6	Quantization Error	16-bit modes	EQ	_	-1 to 0	_	LSB ²	D	
		≤13-bit modes		_	_	±0.5			
7	Effective Number of Bits	16-bit differential mode Avg=32 Avg=16 Avg=8 Avg=4 Avg=1	ENO B	14.3 13.8 13.4 13.1 12.4	14.5 14.0 13.7 13.4 12.6	1111	Bits	С	F _{in} = F _{sample} /10 0
8	Signal to Noise plus Distortion	See ENOB	SINA D	SINAD	= 6.02 · E	NOB + 1.76	dB		
9	Total Harmonic Distortion	16-bit differential mode Avg=32	THD	_	-95.8	-90.4	dB	С	F _{in} = F _{sample} /10
		16-bit single-ended mode Avg=32		_	_	_		D	0
10	Spurious Free Dynamic	16-bit differential mode Avg=32	SFDR	91.0	96.5	1	dB	С	F _{in} = F _{sample} /10
	Range	16-bit single-ended mode Avg=32		_	_	_		D	Ò
11	Input Leakage Error	all modes	E _{IL}		I _{In} * R _{AS}	S	mV	D	I _{In} = leakage current (refer to DC characteri stics)

All accuracy numbers assume the ADC is calibrated with $V_{REFH} = V_{DDA}$

Typical values assume V_{DDA} = 3.0V, Temp = 25°C, f_{ADCK}=2.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
 1 LSB = (V_{REFH} - V_{REFL})/2^N

2.10 MCG and External Oscillator (XOSC) Characteristics

Table 18. MCG (Temperature Range = −40 to 105°C Ambient)

#	Rating		Symbol	Min	Typical	Max	Unit	С
1	Internal reference startup time		t _{irefst}	_	55	100	μS	D
2	Average internal reference frequency	factory trimmed at VDD=3.0 V and temp=25°C	f _{int_ft}	_	31.25	_	kHz	С
		user trimmed		31.25		39.0625		С
3	DCO output frequency range —	Low range (DRS=00)	- f _{dco_t}	16	1	20	MHz	С
	trimmed	Mid range (DRS=01)	'dco_t	32		40	IVII IZ	С
		High range ¹ (DRS=10)		40	_	60		С
4	Resolution of trimmed DCO output frequency at fixed voltage and tempera-	with FTRIM	Λf.	_	± 0.1	± 0.2	%f _{dco}	С
4	ture	without FTRIM	Δf _{dco_res_t}	_	± 0.2	± 0.4	,ordco	С
	Total deviation of trimmed DCO output	over voltage and temperature		_	±1.0	± 2		Р
5	frequency over voltage and temperature	over fixed voltage and temp range of 0 – 70 °C	∆f _{dco_t}	_	± 0.5	± 1	%f _{dco}	С
_	Acquisition time	FLL ²	t _{fll_acquire}	_	_	1		С
6	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1	PLL ³	t _{pll_acquire}	_		1	ms	D
7	Long term Jitter of DCO output clock (a interval) 4	averaged over 2mS	C _{Jitter}	_	0.02	0.2	%f _{dco}	С
8	VCO operating frequency		f _{vco}	7.0	_	55.0	MHz	D
9	PLL reference frequency range		f _{pll_ref}	1.0	_	2.0	MHz	D
10	Jitter of PLL_output clock measured over 625ns ⁵	Long term	f _{pll_jitter_625}	_	0.5664	_	%f _{pll}	D
11	Look fragues ou talaran a	Entry ⁶	D _{lock}	± 1.49	_	± 2.98	0/	D
11	Lock frequency tolerance	Exit ⁷	D _{unl}	± 4.47		± 5.97	%	D
		FLL	t _{fll_lock}	_	_	t _{fll_acquire+} 1075(1/fint_t)		D
12	Lock time	PLL	t _{pll_lock}	_	_	t _{pll_acquire+} 1075(1/ ^f pll_re f)	S	D
13	Loss of external clock minimum freque	ncy - RANGE = 0	f _{loc_low}	(3/5) x f _{int_t}	_	_	kHz	D
14	Loss of external clock minimum freque	ncy - RANGE = 1	f _{loc_high}	(16/5) x f _{int_t}	_	_	kHz	D

¹ This should not exceed the maximum CPU frequency for this device which is 48 MHz.

This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

2.11.2 TPM Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 21.	TPM	Input	Timing
-----------	-----	-------	--------

#	С	Function	Symbol	Min	Max	Unit
1	_	External clock frequency	f _{TPMext}	dc	f _{Bus} /4	MHz
2	_	External clock period	t _{TPMext}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}




Figure 10. Timer External Clock




Figure 11. Timer Input Capture Pulse

2.14 USB Electricals

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit http://www.usb.org.

If the Freescale USB On-the-Go implementation has electrical characteristics that deviate from the standard or require additional information, this space would be used to communicate that information.

Table 24. Internal USB 3.3 V Voltage Regulator Characteristics

#	Characteristic	Symbol	Min	Тур	Max	Unit	С
1	Regulator operating voltage	V _{regin}	3.9	_	5.5	V	С
2	VREG output	V _{regout}	3	3.3	3.75	V	Р
3	V _{USB33} input with internal VREG disabled	V _{usb33in}	3	3.3	3.6	V	С
4	VREG Quiescent Current	I _{VRQ}		0.5		mA	С

2.15 VREF Electrical Specifications

Table 25. VREF Electrical Specifications

#	Characteristic	Symbol	Min	Max	Unit	С
1	Supply voltage	V_{DDA}	1.80	3.6	V	С
2	Temperature	T _A	-40	105	°C	С
3	Output Load Capacitance	C _L	_	100	nf	D
4	Maximum Load		_	10	mA	_
5	Voltage Reference Output with Factory Trim. V _{DD} = 3 V at 25°C.	Vout	1.140	1.160	V	Р
6	Temperature Drift (Vmin – Vmax across the full temperature range)	Tdrift	_	25	mV ¹	Т
7	Aging Coefficient ²	Ac	_	60	μV/year	С
8	Powered down Current (Off Mode, VREFEN=0, VRSTEN=0)	I	_	0.10	μА	С
9	Bandgap only (MODE_LV[1:0] = 00)	I	_	75	μΑ	Т
10	Low-Power buffer (MODE_LV[1:0] = 01)	I	_	125	μΑ	Т
11	Tight-Regulation buffer (MODE_LV[1:0] = 10)	ı	_	1.1	mA	Т
12	Load Regulation MODE_LV = 10		_	100	μV/mA	С
13	Line Regulation MODE = 1:0, Tight Regulation V _{DD} < 2.3 V, Delta V _{DDA} = 100 mV, VREFH = 1.2 V driven externally with VREFO disabled. (Power Supply Rejection)	DC	70	_	dB	С

¹ See typical chart that follows (Figure 16).

Table 26. VREF Limited Range Operating Behaviors

#	Characteristic	Symbol	Min	Max	Unit	С	Notes
1	Voltage Reference Output with Factory Trim (Temperature range from 0° C to 50° C)	$V_{ m out}$	1.149	1.152	mV	Т	
2	Temperature Drift (V _{min} – V _{max} Temperature range from 0° C to 50° C)	T _{drift}	_	3	mV ¹	Т	

¹ See typical chart that follows (Figure 16).

² Linear reliability model (1008 hours stress at 125°C = 10 years operating life) used to calculate Aging μ V/year. V_{refo} data recorded per month.

2.17 **OPAMP Electrical Parameters**

Table 28. OPAMP Characteristics 1.8-3.6 V

#	Characteristics ¹	Symbol	Min	Typ ²	Max	Unit	С
1	Operating Voltage	V_{DD}	1.8	_	3.6	V	С
2	Supply Current (I _{OUT} =0mA, CL=0 Low-Power mode)	I _{SUPPLY}	_	67	80	μА	Т
3	Supply Current (I _{OUT} =0mA, CL=0 High-Speed mode)	I _{SUPPLY}	_	538	550	μА	Т
4	Input Offset Voltage	Vos	_	±2	±6	mV	Т
5	Input Offset Voltage Temperature Coefficient	$\alpha_{ extsf{VOS}}$	_	10	_	μV/C	Т
6	Input Offset Current (-40°C to 105°C)	I _{OS}	_	±2.5	±250	nA	Т
7	Input Offset Current (-40°C to 50°C)	I _{OS}	_	_	45	nA	Т
8	Positive Input Bias Current (-40°C to 105°C)	I _{BIAS}	_	0.8	3.5	nA	Т
9	Positive Input Bias Current (-40°C to 50°C)	I _{BIAS}	_	_	±2	nA	Т
10	Negative Input Bias Current (-40°C to 105°C)	I _{BIAS}	_	2.5	250	nA	Т
11	Negative Input Bias Current (-40°C to 50°C)	I _{BIAS}	_	_	45	nA	Т
12	Input Common Mode Voltage Low	V _{CML}	0.1	_	_	V	Т
13	Input Common Mode Voltage High	V _{CMH}	_	_	V_{DD}	V	Т
14	Input Resistance	R _{IN}	_	500	_	MΩ	Т
15	Input Capacitances	C _{IN}	_	_	10	pF	D
16	AC Input Impedance (f _{IN} =100kHz Negative Channel)	X _{IN}	_	52	_	kΩ	D
17	AC Input Impedance (f _{IN} =100kHz Positive Channel)	X _{IN}	_	132	_	kΩ	D
18	Input Common Mode Rejection Ratio	CMRR	55	65	_	dB	Т
19	Power Supply Rejection Ratio	PSRR	60	65	_	dB	Т
20	Slew Rate (ΔV _{IN} =100mV Low-Power mode)	SR	0.1	_	_	V/μs	Т
21	Slew Rate (ΔV _{IN} =100mV High-Speed mode)	SR	1	_	_	V/μs	Т
22	Unity Gain Bandwidth (Low-Power mode)	GBW	0.2	_	_	MHz	Т
23	Unity Gain Bandwidth (High-Speed mode)	GBW	1	_	_	MHz	Т
24	DC Open Loop Voltage Gain	A_V	80	90	_	dB	Т
25	Load Capacitance Driving Capability	CL(max)	_	_	100	pF	Т
26	Output Impedance AC Open Loop (@100 kHz Low-Power mode)	R _{OUT}	_	4k	_	Ω	D
27	Output Impedance AC Open Loop (@100 kHz High-Speed mode)	R _{OUT}	_	220	_	Ω	D
28	Output Voltage Range	V _{OUT}	0.15	_	V _{DD} -0.1 5	V	Т
29	Output Drive Capability	I _{OUT}	±0.5	±1.0	_	mA	Т
30	Gain Margin	GM	20	_	_	dB	D
31	Phase Margin	PM	45	55	_	deg	Т

Table 28. OPAMP Characteristics 1.8-3.6 V (Continued)

#	Characteristics ¹	Symbol	Min	Typ ²	Max	Unit	С
32	GPAMP startup time (Low-Power mode) (Tolerance < 1%, Vin = 0.5 Vp-p, CL = 25 pF, RL = 100k)	T _{startup}	_	4	_	uS	Т
33	GPAMP startup time (Low-Power mode) (Tolerance < 1%, Vin = 0.5 Vp-p, CL = 25 pF, RL = 100k)	T _{startup}	_	1	_	uS	T
34	Input Voltage Noise Density	f=1 kHz	_	250		nV/√Hz	Т

All parameters are measured at 3.3 V, CL =4 7 pF across temperature -40 to + 105°C unless specified.

3 Ordering Information

This appendix contains ordering information for the device numbering system. MC9S08MM128 and MC9S08MM64 devices.

3.1 Device Numbering System

Example of the device numbering system:




Table 29. Device Numbering System

Device Number ¹	Men	nory	Available Packages ²
Device Number	Flash	RAM	Available Fackages
	131,072	12,288	64 LQFP
MC9S08MM128	131,072	12,288	80 LQFP
	131,072	12,288	81 MAPBGA
MC9S08MM64	65,536	12,288	64 LQFP
MC9S08MM32	32768	4096	64 LQFP
MC9S08MM32A	32768	2048	64 LQFP

See Table 2 for a complete description of modules included on each device.

² Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

² See Table 30 for package information.

Revision History

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed: Freescale Semiconductor

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center http://compass.freescale.net/go/168063291 1-800-441-2447 or 1-303-675-2140 Fax: 1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2009-2010. All rights reserved.



MC9S08MM128 Rev. 3, 10/2010