



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	24MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, LED, LVD, POR, PWM, WDT
Number of I/O	17
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	·
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/w79e2051asg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **1 GENERAL DESCRIPTION**

The W79E4051/2051 series are an 8-bit Turbo 51 microcontroller which has an in-system programmable Flash EPROM which Flash EPROM can program by **ICP (In Circuit Program) Writer**. The instruction set of the W79E4051/2051 series are fully compatible with the standard 8052. The W79E4051/2051 series contain a **4K/2K** bytes of program Flash EPROM; a **256** bytes of RAM; **128** bytes data Flash EPROM for customer data storage; two 8-bit bi-directional and bit-addressable I/O ports; two 16-bit timer/counters; an enhanced full duplex serial port; 1 channel PWM by 10-bit counter, Brownout voltage detection/reset, Power on reset detection and one analog comparator. These peripherals are supported by **9** sources of four-level interrupt capability. To facilitate programming and verification, the Flash EPROM inside the W79E4051/2051 series allow the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security.



#### **4 PIN CONFIGURATION**



Table 4-1: Pin Configuration



# nuvoTon

#### TIMER 1 MSB

Bit:	7	6	6	5	4	3	2	1	0
	TH1.7	Т	TH1.6	TH1.5	TH1.4	TH1.3	TH1.2	TH1.1	TH1.0
	Mnemoni	c: TH1				5 al	D		Address: 8Dh
BIT	NAME	F	UNCTION	1		CD.	1 and 1		
7-0	TH1.[7	7:0] T	Timer 1 MS	SB.		1	X		
CLO		FROL							
Bit:	7	6	6	5	4	3	2	12	0
	-	-		-	T1M	T0M	- 5	610	0
	Mnemoni	: CKC	ON				3	SA	Address: 8Eh
BIT	NAME	FUN	CTION					~20	0
7-5	-	Rese	erved.					1	Oh /A
		Time	er 1 clock s	select:					(A) 105
4	T1M	0: Timer 1 uses a divide by 12 clocks. 1: Timer 1 uses a divide by 6 clocks.							
		Time	er 0 clock s	select:					10
3	том	0: Timer 0 uses a divide by 12 clocks. 1: Timer 0 uses a divide by 6 clocks.							
2-0	-	Rese							

#### **CLOCK REGISTER**

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	PWDEX1	PWDEX0	-
Mnemonic: CLDREG Address:								dress: 8Fh

	Mnemonic:	CLDREG	Address:	8Fh
BIT	NAME	FUNCTI	ON	
7-5	-	ed.		
2	PWDEX	1 Power D	Down Exit Mode.	
1	PWDEX	0 Power D	Down Exit Mode.	
0	36	Reserve	ed.	
	SX.		Power Down Exit Mode:	
	PWDEX1	PWDEX0	Power Down Exit Mode	
	0	0	Wake up from Power Down is internally timed.	

#### Power Down Exit Mode:

PWDEX1	PWDEX0	Power Down Exit Mode
0 0		Wake up from Power Down is internally timed.
° On	Dr.	INT0 or INT1 must be configured for low-level trigger mode.
0	10	Wake up from Power Down is externally controlled.
2	AU	INT0 or INT1 must be configured for low-level trigger mode.
1	x	Wake up from Power Down immediately.
	6	$\overline{\text{INT0}}$ or $\overline{\text{INT1}}$ can be configured for low-level or edge trigger mode.

PWM	COUNTERI		REGISTER					
Bit:	7	6	5	4	3	2	1	0
	PWMP.7	PWMP.6	PWMP.5	PWP.4	PWMP.3	PWMP.2	PWMP.1	PWMP.1
ľ	Inemonic: PV	WMPL			NON N	Sec.		Address: D
Bit Name Function					XV/	XX.		
7~0	PWMP	PWM Cou	inter Low Bi	ts Register.	X	N 2	34	
					C	YCY'	P.	
PWM	0 LOW BITS	<b>S REGISTEI</b>	R					
Bit:	7	6	5	4	3	2	13 0	0
	PWM0.7	PWM0.6	PWM0.5	PWM0.4	PWM0.3	PWM0.2	PWM0.1	PWM0.1
ľ	Inemonic: PV	VMOL					~20	Address: D/
Bit	Name	Function					100	
7~0	PWM0	PWM 0 Lo	ow Bits Regi	ster.				and (
	PWMRUN	Load	PWMF	CLRPWM	-	-	-	PWM0I
	•							and the
	PWMRUN	Load	PWMF	CLRPWM	-	-	-	PWM0I
ľ	Inemonic: PV	VMCON1	1				l	Address: D
Bit	Namo	Eunction						
	Name	i unction						
	INAILIE	Enable PV	VM running	bit				
7	PWMRUN	Enable PV 0: The PW	VM running 'M is not rur	bit nning.				
7	PWMRUN	Enable PV 0: The PW 1: The PW	VM running /M is not rur /M counter i	bit nning. s running.				
7	PWMRUN	Enable PW 0: The PW 1: The PW Enable PV	VM running /M is not rur /M counter is VM counter	bit ining. s running. and register	re-load			
7	PWMRUN	Enable PV 0: The PW 1: The PW Enable PV 0: The reg	VM running VM is not run VM counter is VM counter isters value	bit nning. s running. and register of PWMP ar	re-load nd Compara	ators are nev	ver loaded to	o counter
7	PWMRUN	Enable PV 0: The PW 1: The PW Enable PV 0: The reg and Cor 1: The PW	VM running /M is not rur /M counter is VM counter isters value mparator reg /MP register	bit nning. s running. and register of PWMP ar gisters.	re-load nd Compara value to co	ators are nev	ver loaded to	o counter ter
7	PWMRUN	Enable PV 0: The PW 1: The PW Enable PV 0: The reg and Cor 1: The PW underflo	VM running /M is not rur /M counter is VM counter isters value mparator reg /MP register ow and hard	bit nning. s running. and register of PWMP ar gisters. will be load ware will clea	re-load nd Compara value to cou ar by next c	ators are nev unter registe lock cycle.	ver loaded to er after coun	o counter ter
6	PWMRUN	Enable PW 0: The PW 1: The PW Enable PV 0: The reg and Cor 1: The PW underfic	VM running /M is not run /M counter is vM counter isters value mparator reg /MP register ow and hard erflow flag.	bit nning. s running. and register of PWMP ar gisters. will be load ware will clea	re-load nd Compara value to cou ar by next c	ators are nev unter registe lock cycle.	ver loaded to	o counter ter
7 6 5	PWMRUN Load PWMF	Enable PV 0: The PW 1: The PW Enable PV 0: The reg and Cor 1: The PW underflo PWM under 0: No under	VM running VM is not run VM counter is ters value mparator reg VMP register ow and hard erflow flag.	bit nning. s running. and register of PWMP ar gisters. will be load ware will clea	re-load nd Compara value to cor ar by next c	ators are nev unter registe lock cycle.	ver loaded to	o counter ter
7 6 5	PWMRUN Load PWMF	Enable PW 0: The PW 1: The PW Enable PV 0: The reg and Cor 1: The PW underfic PWM unde 0: No unde 1: PWM 10 interrup	VM running (M is not run (M counter is vM counter isters value mparator reg (MP register ow and hard erflow flag. erflow. D-bit down c t is enabled	bit nning. s running. and register of PWMP ar gisters. will be load ware will clear ounter under	re-load nd Compara value to cou ar by next c rflows (PWN	ators are nev unter registe lock cycle. M interrupt is	ver loaded to er after coun	o counter ter if PWM
7 6 5	PWMRUN Load PWMF	Enable PW 0: The PW 1: The PW Enable PW 0: The reg and Cor 1: The PW underflo PWM under 0: No under 1: PWM 10 interrup Clear PWM	VM running VM is not run VM counter isters value mparator reg VMP register ow and hard erflow flag. erflow. D-bit down c t is enabled M counter	bit s running. and register of PWMP ar gisters. will be load ware will clea ounter under ).	re-load nd Compara value to cor ar by next c rflows (PWN	ators are nev unter registe lock cycle. M interrupt is	ver loaded to er after coun	o counter ter if PWM
7 6 5 4	PWMRUN Load PWMF CLRPWM	Enable PW 0: The PW 1: The PW Enable PV 0: The reg and Cor 1: The PW underfic PWM unde 0: No unde 1: PWM 10 interrup Clear PWM 1: Clear 10	VM running VM is not run VM counter isters value mparator reg VMP register ow and hard erflow flag. erflow. D-bit down c t is enabled M counter D-bit PWM c	bit s running. and register of PWMP ar gisters. will be load ware will clear ounter under ).	re-load nd Compara value to cou ar by next c flows (PWN	ators are nev unter registe lock cycle. M interrupt is	ver loaded to	o counter ter if PWM
7 6 5 4	PWMRUN Load PWMF CLRPWM	Enable PV 0: The PW 1: The PW Enable PV 0: The reg and Cor 1: The PW underflo PWM unde 0: No unde 1: PWM 10 interrup Clear PWM 1: Clear 10 It is autom	VM running VM is not run VM counter isters value mparator reg VMP register ow and hard erflow flag. erflow. D-bit down c t is enabled V counter D-bit PWM c atically clea	bit nning. s running. and register of PWMP ar gisters. will be load ware will clear ounter under ).	re-load nd Compara value to cor ar by next c flows (PWN oH. vare.	ators are nev unter registe lock cycle. M interrupt is	ver loaded to er after coun	o counter ter if PWM
7 6 5 4 3~1	PWMRUN Load PWMF CLRPWM	Enable PW 0: The PW 1: The PW Enable PV 0: The reg and Cor 1: The PW underflo 0: No unde 0: No unde 1: PWM unde 0: No unde 1: PWM 10 interrup Clear PWM 1: Clear 10 It is autom	VM running (M is not run (M counter is VM counter isters value mparator reg (MP register bw and hard erflow flag. erflow flag. erflow. D-bit down c t is enabled M counter D-bit PWM c atically clea	bit nning. s running. and register of PWMP ar gisters. will be load ware will clear ounter under ).	re-load nd Compara value to cou ar by next c flows (PWN OH. vare.	ators are nev unter registe lock cycle. M interrupt is	ver loaded to	o counter ter if PWM
7 6 5 4 3~1	PWMRUN Load PWMF CLRPWM -	Enable PV 0: The PW 1: The PW Enable PV 0: The reg and Cor 1: The PW underfic PWM unde 0: No unde 1: PWM 10 interrup Clear PWM 1: Clear 10 It is autom Reserved Inverse PV	VM running VM is not run VM counter isters value mparator reg VMP register ow and hard erflow flag. erflow. D-bit down c t is enabled M counter D-bit PWM c atically clea	bit nning. s running. and register of PWMP ar gisters. will be load ware will clear ounter under ).	re-load nd Compara value to cor ar by next c flows (PWN OH. vare.	ators are nev unter registe lock cycle. M interrupt is	ver loaded to er after coun	o counter ter if PWM
7 6 5 4 3~1 0	PWMRUN Load PWMF CLRPWM - PWM0I	Enable PW 0: The PW 1: The PW Enable PV 0: The reg and Cor 1: The PW underfic PWM unde 0: No unde 1: PWM 10 interrup Clear PWM 1: Clear 10 It is autom Reserved Inverse PV 0: PWM0 of	VM running VM running VM counter is VM counter isters value mparator reg VMP register ow and hard erflow flag. erflow. D-bit down c t is enabled M counter D-bit PWM c atically clea	bit nning. s running. and register of PWMP ar gisters. will be load ware will clear ounter under ounter under ).	re-load nd Compara value to con ar by next c flows (PWN OH. vare.	ators are nev unter registe lock cycle. M interrupt is	ver loaded to	o counter ter if PWM

# ηυνοτοη

Op-code	HEX Code	Bytes	W79E4051 /2051 series Machine Cycle	W79E4051 /2051 series Clock cycles	8032 Clock cycles	W79E4051/205 1 series vs. 8032 Speed Ratio
MOV direct, A	F5	2	2	8	12	1.5
MOV direct, R0	88	2	2	8	12	1.5
MOV direct, R1	89	2	2	8	12	1.5
MOV direct, R2	8A	2	2	8	12	1.5
MOV direct, R3	8B	2	2	8	12	1.5
MOV direct, R4	8C	2	2	8	12	1.5
MOV direct, R5	8D	2	2	8	12	1.5
MOV direct, R6	8E	2	2	8	12	1.5
MOV direct, R7	8F	2	2	8	12	1.5
MOV direct, @R0	86	2	2	8	12	1.5
MOV direct, @R1	87	2	2	8	12	1.5
MOV direct, direct	85	3	3	12	24	2
MOV direct, #data	75	3	3	12	24	2
MOV DPTR, #data 16	3 90	3	3	12	24	2
MOVC A, @A+DPTR	93	1	2	8	24	3
MOVC A, @A+PC	83	1	2	8	24	3
MOVX A, @R0	E2	1	2 - 9	8 - 36	24	3 - 0.66
MOVX A, @R1	E3	1	2 - 9	8 - 36	24	3 - 0.66
MOVX A, @DPTR	E0	1	2 - 9	8 - 36	24	3 - 0.66
MOVX @R0, A	F2	1	2 - 9	8 - 36	24	3 - 0.66
MOVX @R1, A	F3	1	2 - 9	8 - 36	24	3 - 0.66
MOVX @DPTR, A	F0	1	2 - 9	8 - 36	24	3 - 0.66
PUSH direct	C0	2	2	8	24	3
POP direct	D0	2	2	8	24	3
XCH A, R0	C8	1	1	4	12	3
XCH A, R1	C9	1	1	4	12	3
XCH A, R2	CA	1	1	4	12	3
XCH A, R3	СВ	1	1	4	12	3
XCH A, R4	CC	1	1	4	12	3
XCH A, R5	CD	1	1	4	12	3
XCH A, R6	CE	1	1	4	12	3
XCH A, R7	CF	1	1	4	12	3
XCH A, @R0	C6	1	1	4	12	3
XCH A, @R1	C7	1	1	4	12	3

# nuvoTon

Op	o-code	HEX Code	Bytes	W79E4051 /2051 series Machine Cycle	W79E4051 /2051 series Clock cycles	8032 Clock cycles	W79E4051/205 1 series vs. 8032 Speed Ratio
XC	CHD A, @R0	D6	1	1	4	12	3
XC	CHD A, @R1	D7	1	1	4	12	3
XC	CH A, direct	C5	2	2	8	12	1.5
CL	R C	C3	1	1	4	12	3
CL	R bit	C2	2	2	8	12	1.5
SE	TB C	D3	1	1	4	12	3
SE	TB bit	D2	2	2	8	12	1.5
CF	PLC	B3	1	1	4	12	3
CF	PL bit	B2	2	2	8	12	1.5
AN	NL C, bit	82	2	2	8	24	3
AN	NL C, /bit	B0	2	2	6	24	3
OF	RL C, bit	72	2	2	8	24	3
OF	RL C, /bit	A0	2	2	6	24	3
MC	OV C, bit	A2	2	2	8	12	1.5
MC	OV bit, C	92	2	2	8	24	3
AC	CALL addr11	71, 91, B1, 11, 31, 51, D1, F1	2	3	12	24	2
LC	ALL addr16	12	3	4	16	24	1.5
RE	T	22	1	2	8	24	3
RE	ETI	32	1	2	8	24	3
AJ	IMP ADDR11	01, 21, 41, 61, 81, A1, C1, E1	2	3	12	24	2
LJ	MP addr16	02	3	4	16	24	1.5
JIV	1P @A+DPTR	73	1	2	6	24	3
SJ	IMP rel	80	2	3	12	24	2
JZ	rel	60	2	3	12	24	2
JN	IZ rel	70	2	3	12	24	2
JC	rel	40	2	3	12	24	2
JN	IC rel	50	2	3	12	24	2
JB	bit, rel	20	3	4	16	24	1.5
JN	IB bit, rel	30	3	4	16	24	1.5
JB	C bit, rel	10	3	4	16	24	1.5



#### 9.1 Instruction Timing

In W79E4051/2051 series, each machine cycle is four clock periods long. Each clock period is called a state, and each machine cycle consists of four states: C1, C2 C3 and C4, in order. Both clock edges are used for internal timing, so the duty cycle of the clock should be as close to 50% as possible to avoid timing conflicts.

The W79E4051/2051 series does one op-code fetch per machine cycle, so, in most instructions, the number of machine cycles required is equal to the number of bytes in the instruction. There are 256 available op-codes. 128 of them are single-cycle instructions, so many op-codes are executed in just four clocks period. Some of the other op-codes are two-cycle instructions, and most of these have two-byte op-codes. However, there are some instructions that have one-byte instructions yet take two cycles to execute.



#### **10 POWER MANAGEMENT**

The W79E4051/2051 series has several features that help the user to control the power consumption of the device. These modes are discussed in the next two sections.

#### 10.1 Idle Mode

The user can put the device into idle mode by writing 1 to the bit PCON.0. The instruction that sets the idle bit is the last instruction that will be executed before the device goes into Idle Mode. In the Idle mode, the clock to the CPU is halted, but not to the Interrupt, Timer, Watchdog timer, PWM, Analog Comparator(CIPE=1) and Serial port blocks. This forces the CPU state to be frozen; the Program counter, the Stack Pointer, the Program Status Word, the Accumulator and the other registers hold their contents. The port pins hold the logical states they had at the time Idle was activated. The Idle mode can be terminated in two ways. Since the interrupt controller is still active, the activation of any enabled interrupt can wake up the processor. This will automatically clear the Idle bit, terminate the Idle mode, and the Interrupt Service Routine (ISR) will be executed. After the ISR, execution of the program will continue from the instruction which put the device into Idle Mode.

The Idle mode can also be exited by activating the reset. The device can put into reset either by applying a high on the external RST pin, a Power on reset condition or a Watchdog timer reset. The external reset pin has to be held high for at least two machine cycles i.e. 8 clock periods to be recognized as a valid reset. In the reset condition the program counter is reset to 0000h and all the SFRs are set to the reset condition. Since the clock is already running there is no delay and execution starts immediately. In the Idle mode, the Watchdog timer continues to run, and if enabled, a time-out will cause a watchdog timer interrupt which will wake up the device. The software must reset the Watchdog timer in order to preempt the reset which will occur after 512 clock periods of the time-out. When the W79E4051/2051 series are exiting from an Idle Mode with a reset, the instruction following the one which put the device into Idle Mode is not executed. So there is no danger of unexpected writes.

P1.0 and P1.1 should be set to 1 if external pull-ups are applied, or set to 0 if without external pull-ups, or configured to quasi I/O mode by setting P1M1 bit0 and bit1 to high.

#### **10.2 Power Down Mode**

The device can be put into Power Down mode by writing 1 to bit PCON.1. The instruction that does this will be the last instruction to be executed before the device goes into Power Down mode. In the Power Down mode, all the clocks are stopped and the device comes to a halt. All activity, exception of Brownout reset, INT1, INT0, watchdog timer(Config0.WDTCK=0) and Analog Comparator(CIPE=1), is completely stopped and the power consumption is reduced to the lowest possible value. The port pins output the values held by their respective SFRs.

Before CPU enters power-down mode, P1.0 and P1.1 should be set to 1 if external pull-ups are applied, or set to 0 if without external pull-ups, or configured to quasi I/O mode by setting P1M1 bit0 and bit1 to high.

An external reset can be used to exit the Power down state. The high on RST pin terminates the Power Down mode, and restarts the clock. The program execution will restart from 0000h. In the Power down mode, the clock is stopped, so the Watchdog timer cannot be used to provide the reset to exit Power down mode when its clock source is external OSC or crystal.

The sources that can wake up from the power down mode are external interrupts, brownout reset (BOR), watchdog timer interrupt (if Config0 bit WDTCK = 0) and Analog Comparator(if SFR bit

Some of the bits in the WDCON SFR (WDRUN, WDCLR, EWRST, WDIF, WD0 and WD1) have unrestricted read access which required Timed Access procedure to write. The remaining bits have unrestricted write accesses. Please refer TA register description.



Figure 11-1: Internal reset and VDD monitor timing diagram

Revision A06



The interrupt flags are sampled every machine cycle. In the same machine cycle, the sampled interrupts are polled and their priority is resolved. If certain conditions are met then the hardware will execute an internally generated LCALL instruction which will vector the process to the appropriate interrupt vector address. The conditions for generating the LCALL are;

- 1. An interrupt of equal or higher priority is not currently being serviced.
- 2. The current polling cycle is the last machine cycle of the instruction currently being execute.
- 3. The current instruction does not involve a write to IE, IP and IPH, registers and is not a RETI.

If any of these conditions are not met, then the LCALL will not be generated. The polling cycle is repeated every machine cycle, with the interrupts sampled in the same machine cycle. If an interrupt flag is active in one cycle but not responded to, and is not active when the above conditions are met, the denied interrupt will not be serviced. This means that active interrupts are not remembered; every polling cycle is new.

The processor responds to a valid interrupt by executing an LCALL instruction to the appropriate service routine. This may or may not clear the flag which caused the interrupt. In case of Timer interrupts, the TF0 or TF1 flags are cleared by hardware whenever the processor vectors to the appropriate timer service routine. In case of external interrupt, INT0 and INT1, the flags are cleared only if they are edge triggered. In case of Serial interrupts, the flags are not cleared by hardware. The hardware LCALL behaves exactly like the software LCALL instruction. This instruction saves the Program Counter contents onto the Stack, but does not save the Program Status Word PSW. The PC is reloaded with the vector address of that interrupt which caused the LCALL. These address of vector for the different sources are as follows:

SOURCE	VECTOR ADDRESS	SOURCE	VECTOR ADDRESS
External Interrupt 0	0003h	Timer 0 Overflow	000Bh
External Interrupt 1	0013h	Timer 1 Overflow	001Bh
Serial Port	0023h	Brownout Interrupt	002Bh
Analog Comparator	0033h	-	003Bh
-	0043h	-	004Bh
Watchdog Timer	0053h	-	005Bh
-	0063h	PWM Period Interrupt	006Bh

#### VECTOR LOCATIONS FOR INTERRUPT SOURCES

Table 12-1: Vector locations for interrupt sources

Execution continues from the vectored address till an RETI instruction is executed. On execution of the RETI instruction the processor pops the Stack and loads the PC with the contents at the top of the stack. The user must take care that the status of the stack is restored to what it was after the hardware LCALL, if the execution is return to the interrupted program. The processor does not notice anything if the stack contents are modified and will proceed with execution from the address put back into PC. Note that a RET instruction would perform exactly the same process as a RETI instruction, but it would not inform the Interrupt Controller that the interrupt service routine is completed, and would leave the controller still thinking that the service routine is underway.

#### 12.2 Priority Level Structure

#### **13 PROGRAMMABLE TIMERS/COUNTERS**

The W79E4051/2051 series have two 16-bit programmable timer/counters and one programmable Watchdog Timer. The Watchdog Timer is operationally quite different from the other two timers.

#### 13.1 Timer/Counters 0 & 1

W79E4051/2051 has two 16-bit Timer/Counters. Each of these Timer/Counters has two 8 bit registers which form the 16 bit counting register. For Timer/Counter 0 they are TH0, the upper 8 bits register, and TL0, the lower 8 bit register. Similarly Timer/Counter 1 has two 8 bit registers, TH1 and TL1. The two can be configured to operate either as timers, counting machine cycles or as counters counting external inputs.

When configured as a "Timer", the timer counts clock cycles. The timer clock can be programmed to be thought of as 1/12 of the system clock or 1/6 of the system clock. In the "Counter" mode, the register is incremented on the falling edge of the external input pin, T0 in case of Timer 0, and T1 for Timer 1. The T0 and T1 inputs are sampled in every machine cycle at C4. If the sampled value is high in one machine cycle and low in the next, then a valid high to low transition on the pin is recognized and the count register is incremented. Since it takes two machine cycles to recognize a negative transition on the pin, the maximum rate at which counting will take place is 1/24 of the master clock frequency. In either the "Timer" or "Counter" mode, the count register will be updated at C3. Therefore, in the "Timer" mode, the recognized negative transition on pin T0 and T1 can cause the count register value to be updated only in the machine cycle following the one in which the negative edge was detected.

The "Timer" or "Counter" function is selected by the "C/T" bit in the TMOD Special Function Register. Each Timer/Counter has one selection bit for its own; bit 2 of TMOD selects the function for Timer/Counter 0 and bit 6 of TMOD selects the function for Timer/Counter 1. In addition each Timer/Counter can be set to operate in any one of four possible modes. The mode selection is done by bits M0 and M1 in the TMOD SFR.

#### 13.2 Time-Base Selection

W79E4051/2051 provides users with two modes of operation for the timer. The timers can be programmed to operate like the standard 8051 family, counting at the rate of 1/12 of the clock speed. This will ensure that timing loops on W79E4051/2051 and the standard 8051 can be matched. This is the default mode of operation of the W79E4051/2051 timers. The user also has the option to count in the 2-times mode, where the timers will increment at the rate of 1/6 clock speed. This will straight-away increase the counting speed three times. This selection is done by the T0M and T1M bit in CKCON SFR. A reset sets these bits to 0, and the timers then operate in the standard 8051 mode. The user should set these bits to 1 if the timers are to operate in turbo mode.

#### 13.2.1 Mode 0

In Mode 0, the timer/counter is a 13-bit counter. The 13-bit counter consists of THx (8 MSB) and the five lower bits of TLx (5 LSB). The upper three bits of TLx are ignored. The timer/counter is enabled when TRx is set and either GATE is 0 or  $\overline{INTx}$  is 1. When  $C/\overline{T}$  is 0, the timer/counter counts clock cycles; when  $C/\overline{T}$  is 1, it counts falling edges on T0 (Timer 0) or T1 (Timer 1). For clock cycles, the time base may be 1/12 or 1/6 clock speed, and the falling edge of the clock increments the counter. When the 13-bit value moves from 1FFFh to 0000h, the timer overflow flag TFx is set, and an interrupt occurs if enabled. This is illustrated in next figure below.

#### **16 SERIAL PORT (UART)**

The UART in this device is a full duplex port. It provides the user with additional features such as the Frame Error Detection and the Automatic Address Recognition. The serial port is capable of synchronous as well as asynchronous communication. In Synchronous mode the device generates the clock and operates in a half duplex mode. In the asynchronous mode, full duplex operation is available. This means that it can simultaneously transmit and receive data. The transmit register and the receive buffer are both addressed as SBUF Special Function Register. However any write to SBUF will be to the transmit register, while a read from SBUF will be from the receiver buffer register. The serial port can operate in four different modes as described below.

#### 16.1 MODE 0

This mode provides synchronous communication with external devices. In this mode serial data is transmitted and received on the RXD line. TXD is used to transmit the shift clock. The TxD clock is provided by the device whether it is transmitting or receiving. This mode is therefore a half duplex mode of serial communication. In this mode, 8 bits are transmitted or received per frame. The LSB is transmitted/received first. The baud rate is fixed at 1/12 or 1/4 of the oscillator frequency. This Baud Rate is determined by the SM2 bit (SCON.5). When this bit is set to 0, then the serial port runs at 1/12 of the clock. When set to 1, the serial port runs at 1/4 of the clock. This additional facility of programmable baud rate in mode 0 is the only difference between the standard 8051 and W79E4051/2051.

The functional block diagram is shown below. Data enters and leaves the Serial port on the RxD line. The TxD line is used to output the shift clock. The shift clock is used to shift data into and out of this device and the device at the other end of the line. Any instruction that causes a write to SBUF will start the transmission. The shift clock will be activated and data will be shifted out on the RxD pin till all 8 bits are transmitted. If SM2 = 1, then the data on RxD will appear 1 clock period before the falling edge of shift clock on TxD. The clock on TxD then remains low for 2 clock periods, and then goes high again. If SM2 = 0, the data on RxD will appear 3 clock periods before the falling edge of shift clock on TxD then remains low for 6 clock periods, and then goes high again. This ensures that at the receiving end the data on RxD line can either be clocked on the rising edge of the shift clock on TxD clock is low.

- 62 -

The 16 states of the counter effectively divide the bit time into 16 slices. The bit detection is done on a best of three bases. The bit detector samples the RxD pin, at the 8th, 9th and 10th counter states. By using a majority 2 of 3 voting system, the bit value is selected. This is done to improve the noise rejection feature of the serial port. If the first bit detected after the falling edge of RxD pin is not 0, then this indicates an invalid start bit, and the reception is immediately aborted. The serial port again looks for a falling edge in the RxD line. If a valid start bit is detected, then the rest of the bits are also detected and shifted into the SBUF.

After shifting in 8 data bits, there is one more shift to do, after which the SBUF and RB8 are loaded and RI is set. However certain conditions must be met before the loading and setting of RI can be done.

- 1. RI must be 0 and
- 2. Either SM2 = 0, or the received stop bit = 1.

If these conditions are met, then the stop bit goes to RB8, the 8 data bits go into SBUF and RI is set. Otherwise the received frame may be lost. After the middle of the stop bit, the receiver goes back to looking for a 1-to-0 transition on the RxD pin.



Figure 16-2: Serial Port Mode 1

#### **18.1 Comparator Interrupt with Debouncing**

The comparator output is sampled at every State 4 (S4) of every machine cycle. The conditions on the analog inputs maybe cause the comparator output toggle excessively, especially applying slow moving analog inputs. Table 18-2: Comparator Interrupt Mode shows the 8 comparator interrupt modes set by CM[2:0] in ACSR(97H). A built-in configurable debouncing timer provides 8 debouncing timing controlled by CPCK[2:0] for widely applications. The debouncing timing is shown in Table 18-1. If CPU is in normal/Idle mode  $F_{DB}$  is from Fosc; if CPU is in power-down mode  $F_{DB}$  is from internal RC 22M/11M Hz oscillator.

CPCK2	CPCK 1	CPCK 0	Debouncing Time
0	0	0	(3/F <sub>DB</sub> )*2~(4/F <sub>DB</sub> )*2
0	0	1	(3/F <sub>DB</sub> )*4~(4/F <sub>DB</sub> )*4
0	1	0	(3/F <sub>DB</sub> )*8~(4/F <sub>DB</sub> )*8
0	1	1	(3/F <sub>DB</sub> )*16~(4/F <sub>DB</sub> )*16
1	0	0	(3/F <sub>DB</sub> )*32~(4/F <sub>DB</sub> )*32
1	0	1	(3/F <sub>DB</sub> )*64~(4/F <sub>DB</sub> )*64
1	1	0	(3/F <sub>DB</sub> )*128~(4/F <sub>DB</sub> )*128
1	1	1	(3/F <sub>DB</sub> )*256~(4/F <sub>DB</sub> )*256

Table 18-1: Comparator Debouncing Time

CM2	CM1	CM0	Comparator interrupt mode
0	0	0	Negative (Low) level
0	0	1	Positive edge
0	1	0	Toggle with debounce
0	1	1	Positive edge with debounce
1	0	0	Negative edge
1	0	1	Toggle
1	1	0	Negative edge with debounce
1	1	1	Positive (High) level

Table 18-2: Comparator Interrupt Mode

Three debouncing modes are provided to filter out this noise. In debouncing mode when the comparator output matches one of three debouncing mode condition, the debouncing timer resets and starts up-counting. The end of debouncing triggers the hardware to check if the comparator output matches the mode condition or not. If it is compliant with the mode condition the comparator flag CF is set by hardware, otherwise CF keeps low. Refer to Figure 18-2.



NOP		;1 M/C
MOV	TA, #055h	;3 M/C
SETB	EWT	;2 M/C

In the first three examples, the writing to the protected bits is done before the 3 machine cycles window closes. In Example 4, however, the writing to the protected bit occurs after the window has closed, and so there is effectively no change in the status of the protected bit. In Example 5, the second write to TA occurs 4 machine cycles after the first write, therefore the timed access window is not opened at all, and the write to the protected bit fails.



#### 21 OSCILLATOR

The W79E4051/2051 series provides three oscillator input option. These are configured at CONFIG register (CONFIG0) that include On-Chip RC Oscillator Option, External Clock Input Option and Crystal Oscillator Input Option. The Crystal Oscillator Input frequency may be supported from 4MHz to 24MHz, and without capacitor or resister.



Figure 21-1: Oscillator

#### 21.1 On-Chip RC Oscillator Option

The On-Chip RC Oscillator of W79E4051R and W79E2051R is trimmed by factory and is configurable to **11.0592MHz/22.1184MHz \pm 2%** (through Configuration-bit FS1 bit) frequency to support clock source. When FOSC1, FOSC0 = 01H, the On-Chip RC Oscillator is enabled. A clock output on P2.0 (XTAL2) may be enabled when On-Chip RC oscillator is used.

#### Note:

For the untrimmed parts of W79E2051 and W79E4051, the untrimmed frequency of internal RC oscillator may have  $\pm$  25% deviation compared to the nominal frequency in 22.1184Mhz. It maybe has an potential risk that CPU runs over specified speed if the untrimmed frequency is over 24MHz.

#### 21.2 External Clock Input Option

The clock source pin (XTAL1) is from External Clock Input by FOSC1, FOSC0 = 11H, and frequency range is form 4MHz up to 24MHz. A clock output on P2.0 (XTAL2) may be enabled when External Clock Input is used.

The W79E4051/2051 series supports a clock output function when either the on-chip RC oscillator or the external clock input options is selected. This allows external devices to synchronize to the W79E4051/2051 serial. When enabled, via the ENCLK bit in the ACCK.7, the clock output appears on the XTAL2/CLKOUT pin whenever the on-chip oscillator is running, including in Idle Mode. The frequency of the clock output is 1/4 of the CPU clock rate. If the clock output is not needed in Idle Mode, it may be turned off prior to entering Idle mode for saving additional power. The clock output may also be enabled when the external clock input option is selected.

## nuvoTon

						1
Sink Current P1, P2, P3	I <sub>SK1</sub>	13	20	24	mA	$V_{DD} = 4.5V, V_{S} = 0.45V$
(Quasi-bidirectional Mode)		8	13	17	mA	$V_{DD} = 2.4 V, V_S = 0.45 V$
Brownout voltage with BOV[1:0]=00	V <sub>BO2.4</sub>	2.25	2.4	2.55	V	
Brownout voltage with BOV[1:0]=01	V <sub>BO2.7</sub>	2.55	2.7	2.75	V	25.
Brownout voltage with BOV[1:0]=10	V <sub>BO3.8</sub>	3.65	3.8	3.90	V	the second
Brownout voltage with BOV[1:0]=11	$V_{BO4.5}$	4.30	4.5	4.65	v	
Brownout detection current	I <sub>BO1</sub>		160/135	210/170	μA	No load, $V_{DD} = 5.0/3.0V$ Average current at Brownout detection active (LPBOV=0)
	I <sub>BO2</sub>		24/11	32/15	μΑ	No load, $V_{DD} = 5.0/3.0V$ Average current at Brownout detection active (LPBOV=1, 1/16 mode)
Hysterisis range of BOD voltage	V <sub>Bh</sub>	35	-	150	mV	V <sub>DD</sub> = 2.4V~5.5V, (LPBOD,BOI) = (0,x) or (1,0)
		10	-	60	mV	V <sub>DD</sub> = 2.4V~5.5V, (LPBOD,BOI)=(1,1)
Power On Reset Voltage	V <sub>POR</sub>	1.45	2.0	2.10	V	With Hysterisis ~= 450mV

Notes: \*1. RST pin is a Schmitt trigger input.

\*2. XTAL1 is a CMOS input.

\*3. Pins of P1, P2 and P3 can source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when Vin approximates to 2V.

#### 25.6 RC OSC AND AC CHARACTERISTICS

(VDD-VSS = 2.4~5V, TA = -40~85°C.)

Parameter	Specification (reference)				Test Conditions
	Min.	Тур.	Max.	Unit	
W79E2051/W79E4051	-25		25	%	V <sub>DD</sub> =2.4V~5.5V, TA = -40°C ~85°C
Frequency accuracy of On- chip RC oscillator (Without calibration)				×&	44
W79E2051R/W79E4051R On-chip RC oscillator with calibration <sup>1,2</sup> (Fosc = 22.1184MHz with factory calibration)	-2		2	%	V <sub>DD</sub> =5.0V, TA = 25°C
	-5		5	%	V <sub>DD</sub> =2.7V~5.5V, TA = 0~85°C
	-7		7	%	V <sub>DD</sub> =2.7V~5.5V, TA = -20~85°C
	-9		7	%	V <sub>DD</sub> =2.7V~5.5V, TA = -40~85°C
Wakeup time		256		clk	93.00

Note:

- 1. These values are for design guidance only and are not tested.
- 2. RC frequency deviation vs.  $V_{\text{DD}}$  and Temperature is shown below



Publication Release Date: April 16, 2009 Revision A06

#### **27 PACKAGE DIMENSIONS**

#### 27.1 20-pin SOP



Figure 27-1: 20L SOP-300mil

# nuvoTon

#### 27.3 20-pin SSOP



Figure 27-3: 20-Pin SSOP