

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Active |
|----------------------------|--|
| Core Processor | ARM® Cortex®-M4 |
| Core Size | 32-Bit Single-Core |
| Speed | 100MHz |
| Connectivity | CANbus, EBI/EMI, I ² C, IrDA, SD, SPI, UART/USART, USB, USB OTG |
| Peripherals | DMA, I ² S, LVD, POR, PWM, WDT |
| Number of I/O | 86 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 64K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V |
| Data Converters | A/D 38x16b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 121-LFBGA |
| Supplier Device Package | 121-MAPBGA (8x8) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mk20dx256zvmc10 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.

3.4.1 Example

This is an example of an operating rating:

| Symbol | Description | Min. | Max. | Unit |
|-----------------|------------------------------|------|------|------|
| V _{DD} | 1.0 V core supply voltage | -0.3 | 1.2 | V |

3.5 Result of exceeding a rating



4 Ratings

4.1 Thermal handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T _{STG} | Storage temperature | -55 | 150 | °C | 1 |
| T _{SDR} | Solder temperature, lead-free | — | 260 | °C | 2 |
| | Solder temperature, leaded | | 245 | | |

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.2 Moisture handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL | Moisture sensitivity level | _ | 3 | — | 1 |

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.3 ESD handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|---|-------|-------|------|-------|
| V _{HBM} | Electrostatic discharge voltage, human body model | -2000 | +2000 | V | 1 |
| V _{CDM} | Electrostatic discharge voltage, charged-device model | -500 | +500 | V | 2 |
| I _{LAT} | Latch-up current at ambient temperature of 105°C | -100 | +100 | mA | 3 |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

4.4 Voltage and current operating ratings

5.2.3 Voltage and current operating behaviors Table 4. Voltage and current operating behaviors

| Symbol | Description | Min. | Typ. ¹ | Max. | Unit | Notes |
|------------------|--|-----------------------|-------------------|------|------|---------|
| V _{OH} | Output high voltage — high drive strength | | | | | |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -9mA | V _{DD} – 0.5 | _ | _ | V | |
| | • $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OH}} = -3\text{mA}$ | V _{DD} – 0.5 | — | _ | V | |
| | Output high voltage — low drive strength | | | | | |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -2mA | V _{DD} – 0.5 | | _ | v | |
| | • 1.71 V \leq V _{DD} \leq 2.7 V, I _{OH} = -0.6mA | V _{DD} – 0.5 | _ | _ | V | |
| I _{OHT} | Output high current total for all ports | _ | | 100 | mA | |
| V _{OL} | Output low voltage — high drive strength | | | | | 2 |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 9mA | _ | _ | 0.5 | v | |
| | • 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 3mA | _ | _ | 0.5 | v | |
| | Output low voltage — low drive strength | | | | | |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 2mA | _ | — | 0.5 | v | |
| | • 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 0.6mA | _ | _ | 0.5 | v | |
| I _{OLT} | Output low current total for all ports | _ | | 100 | mA | |
| I _{INA} | Input leakage current, analog pins and digital pins configured as analog inputs | | | | | 3, 4 |
| | • $V_{SS} \le V_{IN} \le V_{DD}$ | | | | | |
| | All pins except EXTAL32, XTAL32, EXTAL XTAL | _ | 0.002 | 0.5 | μA | |
| | • EXTAL (PTA18) and XTAL (PTA19) | _ | 0.004 | 1.5 | μA | |
| | • EXTAL32, XTAL32 | _ | 0.075 | 10 | μA | |
| I _{IND} | Input leakage current, digital pins | | | | | 4, 5 |
| | • $V_{SS} \le V_{IN} \le V_{IL}$ | | | | | |
| | All digital pins | — | 0.002 | 0.5 | μA | |
| | • V _{IN} = V _{DD} | | | | | |
| | All digital pins except PTD7 | _ | 0.002 | 0.5 | μA | |
| | • PTD7 | _ | 0.004 | 1 | μA | |
| I _{IND} | Input leakage current, digital pins | | | | | 4, 5, 6 |
| | • $V_{IL} < V_{IN} < V_{DD}$ | | | | | |
| | • V _{DD} = 3.6 V | _ | 18 | 26 | μΑ | |
| | • V _{DD} = 3.0 V | _ | 12 | 49 | μΑ | |
| | • V _{DD} = 2.5 V | _ | 8 | 13 | μΑ | |
| | • V _{DD} = 1.7 V | - | 3 | 6 | μA | |

Table continues on the next page...

General

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-----------------------|--|------|------|------|------|-------|
| I _{DD_VLPR} | Very-low-power run mode current at 3.0 V — all peripheral clocks enabled | — | N/A | _ | mA | 7 |
| I _{DD_VLPW} | Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled | — | N/A | _ | mA | 8 |
| I _{DD_STOP} | Stop mode current at 3.0 V | | | | | |
| | • @ –40 to 25°C | _ | 0.59 | 1.4 | mA | |
| | • @ 70°C | _ | 2.26 | 7.9 | mA | |
| | • @ 105°C | _ | 5.94 | 19.2 | mA | |
| I _{DD_VLPS} | Very-low-power stop mode current at 3.0 V | | | | | |
| | • @ -40 to 25°C | _ | 93 | 435 | μA | |
| | • @ 70°C | — | 520 | 2000 | μA | |
| | • @ 105°C | — | 1350 | 4000 | μA | |
| I _{DD_LLS} | Low leakage stop mode current at 3.0 V | | | | | 9 |
| | ● -40 to 25°C | _ | 4.8 | 20 | μA | |
| | • @ 70°C | _ | 28 | 68 | μA | |
| | • @ 105°C | — | 126 | 270 | μA | |
| I _{DD_VLLS3} | Very low-leakage stop mode 3 current at 3.0 V | | | | | 9 |
| | • @ –40 to 25°C | — | 3.1 | 8.9 | μΑ | |
| | • @ 70°C | — | 17 | 35 | μA | |
| | • @ 105°C | — | 82 | 148 | μA | |
| I _{DD_VLLS2} | Very low-leakage stop mode 2 current at 3.0 V | | | | | |
| | • @ –40 to 25°C | _ | 2.2 | 5.4 | μΑ | |
| | • @ 70°C | _ | 7.1 | 12.5 | μA | |
| | • @ 105°C | _ | 41 | 125 | μΑ | |
| I _{DD_VLLS1} | Very low-leakage stop mode 1 current at 3.0 V | | | | | |
| | ● -40 to 25°C | _ | 2.1 | 7.6 | μA | |
| | • @ 70°C | _ | 6.2 | 13.5 | μA | |
| | • @ 105°C | _ | 30 | 46 | μΑ | |
| I _{DD_VBAT} | Average current with RTC and 32kHz disabled at 3.0 V | | | | | |
| | • @ -40 to 25°C | _ | 0.33 | 0.39 | υA | |
| | • @ 70°C | _ | 0.60 | 0.78 | υA | |
| | • @ 105°C | _ | 1.97 | 2.9 | μΑ | |

Table 6. Power consumption operating behaviors (continued)

Table continues on the next page ...

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|----------------------|---|------|------|------|------|-------|
| I _{DD_VBAT} | Average current when CPU is not accessing RTC registers | | | | | 10 |
| | • @ 1.8V | | | | | |
| | • @ -40 to 25°C | _ | 0.71 | 0.81 | μA | |
| | • @ 70°C | _ | 1.01 | 1.3 | μA | |
| | • @ 105°C | _ | 2.82 | 4.3 | μA | |
| | • @ 3.0V | | | | | |
| | • @ -40 to 25°C | _ | 0.84 | 0.94 | μA | |
| | • @ 70°C | _ | 1.17 | 1.5 | μA | |
| | • @ 105°C | — | 3.16 | 4.6 | μA | |

Table 6. Power consumption operating behaviors (continued)

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock . MCG configured for FEI mode. All peripheral clocks disabled.
- 3. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
- 4. Max values are measured with CPU executing DSP instructions.
- 5. 25MHz core and system clock, 25MHz bus clock, and 12.5MHz FlexBus and flash clock. MCG configured for FEI mode.
- 6. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
- 7. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
- 8. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 9. Data reflects devices with 128 KB of RAM. For devices with 64 KB of RAM, power consumption is reduced by 2 µA.
- 10. Includes 32kHz oscillator current and RTC operation.

5.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at greater than 50 MHz frequencies.
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL





Figure 2. Run mode supply current vs. core frequency

5.2.6 EMC radiated emissions operating behaviors

Table 7. EMC radiated emissions operating behaviors as measured on 144LQFP and 144MAPBGA packages

| Symbol | Description | Frequency band (MHz) | 144LQFP | 144MAPBGA | Unit | Notes |
|---------------------|------------------------------------|-------------------------|---------|-----------|------|-------|
| V _{RE1} | Radiated emissions voltage, band 1 | 0.15–50 | 23 | 12 | dBµV | 1,2 |
| V _{RE2} | Radiated emissions voltage, band 2 | 50–150 | 27 | 24 | dBµV | |
| V _{RE3} | Radiated emissions voltage, band 3 | 150–500 | 28 | 27 | dBµV | |
| V _{RE4} | Radiated emissions voltage, band 4 | 500–1000 | 14 | 11 | dBµV | |
| V _{RE_IEC} | IEC level | 0.15–1000 | К | К | — | 2, 3 |

 Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

5.4.1 Thermal operating requirements

 Table 11.
 Thermal operating requirements

| Symbol | Description | Min. | Max. | Unit |
|----------------|--------------------------|------|------|------|
| TJ | Die junction temperature | -40 | 125 | °C |
| T _A | Ambient temperature | -40 | | °C |

5.4.2 Thermal attributes

| Board type | Symbol | Description | 121 MAPBGA | Unit | Notes |
|-------------------|-------------------|---|------------|------|-------|
| Single-layer (1s) | R _{θJA} | Thermal resistance, junction to ambient (natural convection) | 65 | °C/W | 1 |
| Four-layer (2s2p) | R _{θJA} | Thermal resistance, junction to ambient (natural convection) | 36 | °C/W | 1 |
| Single-layer (1s) | R _{ejma} | Thermal resistance, junction to ambient (200 ft./ min. air speed) | 52 | °C/W | 1 |
| Four-layer (2s2p) | R _{ejma} | Thermal resistance, junction to ambient (200 ft./ min. air speed) | 31 | °C/W | 1 |
| _ | R _{θJB} | Thermal resistance, junction to board | 17 | °C/W | 2 |
| _ | R _{θJC} | Thermal resistance, junction to case | 13 | °C/W | 3 |
| _ | Ψ _{JT} | Thermal characterization parameter, junction to package top outside center (natural convection) | 3 | °C/W | 4 |

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).

6.1 Core modules

6.1.1 Debug trace timing specifications

 Table 12.
 Debug trace operating behaviors

| Symbol | Description | Min. | Max. | Unit |
|------------------|--------------------------|-----------|------|------|
| T _{cyc} | Clock period | Frequency | MHz | |
| T _{wl} | Low pulse width | 2 | | ns |
| T _{wh} | High pulse width | 2 | | ns |
| Tr | Clock and data rise time | — | 3 | ns |
| T _f | Clock and data fall time | | 3 | ns |
| T _s | Data setup | 3 | _ | ns |
| T _h | Data hold | 2 | _ | ns |



Figure 3. TRACE_CLKOUT specifications



Figure 4. Trace data specifications

| Symbol | Description | Min. | Max. | Unit |
|--------|--|------|------|------|
| J5 | Boundary scan input data setup time to TCLK rise | 20 | — | ns |
| J6 | Boundary scan input data hold time after TCLK rise | 0 | _ | ns |
| J7 | TCLK low to boundary scan output data valid | — | 25 | ns |
| J8 | TCLK low to boundary scan output high-Z | — | 25 | ns |
| J9 | TMS, TDI input data setup time to TCLK rise | 8 | — | ns |
| J10 | TMS, TDI input data hold time after TCLK rise | 1.4 | — | ns |
| J11 | TCLK low to TDO data valid | — | 22.1 | ns |
| J12 | TCLK low to TDO high-Z | _ | 22.1 | ns |
| J13 | TRST assert time | 100 | _ | ns |
| J14 | TRST setup time (negation) to TCLK high | 8 | — | ns |

Table 14. JTAG full voltage range electricals (continued)



Figure 5. Test clock input timing



Figure 6. Boundary scan (JTAG) timing



Figure 7. Test Access Port timing





6.2 System modules

There are no specifications necessary for the device's system modules.

6.3 Clock modules

- 1. Assumes 25 MHz flash clock frequency.
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.
- 3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

6.4.1.3 Flash high voltage current behaviors Table 22. Flash high voltage current behaviors

| Symbol | Description | Min. | Тур. | Max. | Unit |
|---------------------|---|------|------|------|------|
| I _{DD_PGM} | Average current adder during high voltage flash programming operation | — | 2.5 | 6.0 | mA |
| I _{DD_ERS} | Average current adder during high voltage flash erase operation | — | 1.5 | 4.0 | mA |

6.4.1.4 Reliability specifications

Table 23. NVM reliability specifications

| Symbol | Description | Min. | Typ. ¹ | Max. | Unit | Notes |
|--------------------------|---|----------|-------------------|------|--------|-------|
| | Program | n Flash | - | | | |
| t _{nvmretp10k} | Data retention after up to 10 K cycles | 5 | 50 | _ | years | |
| t _{nvmretp1k} | Data retention after up to 1 K cycles | 20 | 100 | | years | |
| n _{nvmcycp} | Cycling endurance | 10 K | 50 K | _ | cycles | 2 |
| | Data | Flash | | | | |
| t _{nvmretd10k} | Data retention after up to 10 K cycles | 5 | 50 | _ | years | |
| t _{nvmretd1k} | Data retention after up to 1 K cycles | 20 | 100 | — | years | |
| n _{nvmcycd} | Cycling endurance | 10 K | 50 K | _ | cycles | 2 |
| | FlexRAM a | s EEPROM | • | | | |
| t _{nvmretee100} | Data retention up to 100% of write endurance | 5 | 50 | — | years | |
| t _{nvmretee10} | Data retention up to 10% of write endurance | 20 | 100 | | years | |
| | Write endurance | | | | | 3 |
| n _{nvmwree16} | EEPROM backup to FlexRAM ratio = 16 | 35 K | 175 K | _ | writes | |
| n _{nvmwree128} | EEPROM backup to FlexRAM ratio = 128 | 315 K | 1.6 M | _ | writes | |
| n _{nvmwree512} | EEPROM backup to FlexRAM ratio = 512 | 1.27 M | 6.4 M | _ | writes | |
| n _{nvmwree4k} | EEPROM backup to FlexRAM ratio = 4096 | 10 M | 50 M | _ | writes | |
| n _{nvmwree32k} | EEPROM backup to FlexRAM ratio = 32,768 | 80 M | 400 M | _ | writes | |

- Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
- 2. Cycling endurance represents number of program/erase cycles at -40°C \leq T_i \leq 125°C.
- Write endurance represents the number of writes to each FlexRAM location at -40°C ≤Tj ≤ 125°C influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup per subsystem. Minimum and typical values assume all byte-writes to FlexRAM.



Figure 10. EzPort Timing Diagram

6.4.3 Flexbus Switching Specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB_CLK. The FB_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB_CLK). All other timing relationships can be derived from these values.

| Num | Description | Min. | Max. | Unit | Notes |
|-----|---|------|--------|------|-------|
| | Operating voltage | 2.7 | 3.6 | V | |
| | Frequency of operation | _ | FB_CLK | MHz | |
| FB1 | Clock period | 20 | — | ns | |
| FB2 | Address, data, and control output valid | — | 11.5 | ns | 1 |
| FB3 | Address, data, and control output hold | 0.5 | _ | ns | 1 |
| FB4 | Data and FB_TA input setup | 8.5 | _ | ns | 2 |
| FB5 | Data and FB_TA input hold | 0.5 | _ | ns | 2 |

Table 25. Flexbus limited voltage range switching specifications

1. Specification is valid for all FB_AD[31:0], FB_BE/BWEn, FB_CSn, FB_OE, FB_R/W, FB_TBST, FB_TSIZ[1:0], FB_ALE, and FB_TS.

| Symbol | Description | Conditions ¹ | Min. | Typ. ² | Max. | Unit | Notes |
|--------------------|------------------------------|--|--------------|-------------------|--------------|------------------|-------------------------|
| | ADC | • ADLPC = 1, ADHSC = 0 | 1.2 | 2.4 | 3.9 | MHz | t _{ADACK} = 1/ |
| | asynchronous clock source | • ADLPC = 1, ADHSC = 1 | 2.4 | 4.0 | 6.1 | MHz | † _{ADACK} |
| f _{ADACK} | | • ADLPC = 0, ADHSC = 0 | 3.0 | 5.2 | 7.3 | MHz | |
| | | • ADLPC = 0, ADHSC = 1 | 4.4 | 6.2 | 9.5 | MHz | |
| | Sample Time | See Reference Manual chapter | for sample t | imes | | | 1 |
| TUE | Total unadjusted | 12-bit modes | — | ±4 | ±6.8 | LSB ⁴ | 5 |
| | error | <12-bit modes | — | ±1.4 | ±2.1 | | |
| DNL | Differential non- | 12-bit modes | _ | ±0.7 | -1.1 to +1.9 | LSB ⁴ | 5 |
| | linearity | | | | -0.3 to 0.5 | | |
| | | <12-bit modes | _ | ±0.2 | | | |
| INL | Integral non- | 12-bit modes | _ | ±1.0 | -2.7 to +1.9 | LSB ⁴ | 5 |
| | linearity | | | | -0.7 to +0.5 | | |
| | | <12-bit modes | | ±0.5 | | | |
| E _{FS} | Full-scale error | 12-bit modes | — | -4 | -5.4 | LSB ⁴ | V _{ADIN} = |
| | | <12-bit modes | — | -1.4 | -1.8 | | V _{DDA} |
| EQ | Quantization | 16-bit modes | | -1 to 0 | | LSB ⁴ | |
| | error | ≤13-bit modes | — | _ | ±0.5 | | |
| ENOB | Effective number | 16-bit differential mode | | | | | 6 |
| | of bits | • Avg = 32 | 12.8 | 14.5 | _ | bits | |
| | | • Avg = 4 | 11.9 | 13.8 | — | bits | |
| | | 16-bit single-ended mode | | | | | |
| | | • Avg = 32 | 10.0 | 12.0 | | bito | |
| | | • Avg = 4 | 12.2 | 13.9 | _ | Dits | |
| | Signal to poico | | 11.4 | 13.1 | | DIIS | |
| SINAD | plus distortion | See ENOD | 6.02 | 2 × ENOB + | 1.76 | dB | |
| THD | Total harmonic | 16-bit differential mode | | | | | 7 |
| | distortion | • Avg = 32 | — | -94 | — | dB | |
| | | 16-bit single-ended mode | | | | | |
| | | • Avg = 32 | — | -85 | _ | dB | |
| | Spurious free | 16-bit differential mode | | | | | 7 |
| | dunamia rango | | | 05 | | dD | ' |
| | dynamic range | • Ava - 32 | (12) | 06 | | /1= | |
| | dynamic range | • Avg = 32 | 82 | 95 | | uБ | |
| | dynamic range | Avg = 32 16-bit single-ended mode | 82 | 95 | | ив | |

Table 28. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Table continues on the next page ...

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|-------------------|----------------|--------------------------------|--------|-------------------|------|------|-------|
| C _{rate} | ADC conversion | ≤ 13 bit modes | 18.484 | — | 450 | Ksps | 7 |
| | rate | No ADC hardware averaging | | | | | |
| | | Continuous conversions enabled | | | | | |
| | | Peripheral clock = 50 MHz | | | | | |
| | | 16 bit modes | 37.037 | _ | 250 | Ksps | 8 |
| | | No ADC hardware averaging | | | | | |
| | | Continuous conversions enabled | | | | | |
| | | Peripheral clock = 50 MHz | | | | | |

Table 29. 16-bit ADC with PGA operating conditions (continued)

- 1. Typical values assume V_{DDA} = 3.0 V, Temp = 25°C, f_{ADCK} = 6 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. ADC must be configured to use the internal voltage reference (VREF_OUT)
- 3. PGA reference is internally connected to the VREF_OUT pin. If the user wishes to drive VREF_OUT with a voltage other than the output of the VREF module, the VREF module must be disabled.
- 4. For single ended configurations the input impedance of the driven input is R_{PGAD}/2
- 5. The analog source resistance (R_{AS}), external to MCU, should be kept as minimum as possible. Increased R_{AS} causes drop in PGA gain without affecting other performances. This is not dependent on ADC clock frequency.
- The minimum sampling time is dependent on input signal frequency and ADC mode of operation. A minimum of 1.25µs time should be allowed for F_{in}=4 kHz at 16-bit differential mode. Recommended ADC setting is: ADLSMP=1, ADLSTS=2 at 8 MHz ADC clock.
- 7. ADC clock = 18 MHz, ADLSMP = 1, ADLST = 00, ADHSC = 1
- 8. ADC clock = 12 MHz, ADLSMP = 1, ADLST = 01, ADHSC = 1

6.6.1.4 16-bit ADC with PGA characteristics Table 30. 16-bit ADC with PGA characteristics

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|----------------------|------------------|---|--|-------------------|------|------|-------|
| I _{DDA_PGA} | Supply current | Low power (ADC_PGA[PGALPb]=0) | _ | 420 | 644 | μA | 2 |
| I _{DC_PGA} | Input DC current | | $\frac{2}{R_{\rm PGAD}} \left(\frac{\left(V_{\rm REFPGA} \times 0.583 \right) - V_{\rm CM}}{({\rm Gain}+1)} \right)$ | | | A | 3 |
| | | Gain =1, V_{REFPGA} =1.2V, V_{CM} =0.5V | _ | 1.54 | _ | μA | |
| | | Gain =64, V_{REFPGA} =1.2V, V_{CM} =0.1V | | 0.57 | | μA | |

Table continues on the next page ...

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|--------|---|--|------|-------------------|------|------|--------------|
| ENOB | Effective number | Gain=1, Average=4 | 11.6 | 13.4 | _ | bits | 16-bit |
| | of bits | Gain=64, Average=4 | 7.2 | 9.6 | — | bits | differential |
| | Gain=1, Average=32 | 12.8 | 14.5 | — | bits | | |
| | | Gain=2, Average=32 | 11.0 | 14.3 | — | bits | |
| | | Gain=4, Average=32 | 7.9 | 13.8 | — | bits | |
| | | Gain=8, Average=32 | 7.3 | 13.1 | — | bits | |
| | | Gain=16, Average=32 | 6.8 | 12.5 | — | bits | |
| | | • Gain=32, Average=32 | 6.8 | 11.5 | — | bits | |
| | | • Gain=64, Average=32 | 7.5 | 10.6 | — | bits | |
| SINAD | Signal-to-noise plus distortion ratio | See ENOB | 6.02 | × ENOB + | 1.76 | dB | |

Table 30. 16-bit ADC with PGA characteristics (continued)

1. Typical values assume V_{DDA} =3.0V, Temp=25°C, f_{ADCK}=6MHz unless otherwise stated.

- 2. This current is a PGA module adder, in addition to ADC conversion currents.
- Between IN+ and IN-. The PGA draws a DC current from the input terminals. The magnitude of the DC current is a strong function of input common mode voltage (V_{CM}) and the PGA gain.
- 4. Gain = 2^{PGAG}
- 5. After changing the PGA gain setting, a minimum of 2 ADC+PGA conversions should be ignored.
- 6. Limit the input signal swing so that the PGA does not saturate during operation. Input signal swing is dependent on the PGA reference voltage and gain setting.

6.6.2 CMP and 6-bit DAC electrical specifications

Table 31. Comparator and 6-bit DAC electrical specifications

| Symbol | Description | Min. | Тур. | Max. | Unit |
|--------------------|--|-----------------------|------|-----------------|------|
| V _{DD} | Supply voltage | 1.71 | — | 3.6 | V |
| I _{DDHS} | Supply current, High-speed mode (EN=1, PMODE=1) | _ | — | 200 | μA |
| I _{DDLS} | Supply current, low-speed mode (EN=1, PMODE=0) | _ | _ | 20 | μA |
| V _{AIN} | Analog input voltage | V _{SS} – 0.3 | — | V _{DD} | V |
| V _{AIO} | Analog input offset voltage | | _ | 20 | mV |
| V _H | Analog comparator hysteresis ¹ | | | | |
| | • CR0[HYSTCTR] = 00 | — | 5 | — | mV |
| | CR0[HYSTCTR] = 01 | _ | 10 | — | mV |
| | • CR0[HYSTCTR] = 10 | _ | 20 | — | mV |
| | CR0[HYSTCTR] = 11 | _ | 30 | _ | mV |
| V _{CMPOh} | Output high | V _{DD} – 0.5 | _ | — | V |
| V _{CMPOI} | Output low | _ | — | 0.5 | V |
| t _{DHS} | Propagation delay, high-speed mode (EN=1, PMODE=1) | 20 | 50 | 200 | ns |

Table continues on the next page...

| Symbol | Description | Min. | Тур. | Max. | Unit |
|--------------------|---|------|------|------|------------------|
| t _{DLS} | Propagation delay, low-speed mode (EN=1, PMODE=0) | 80 | 250 | 600 | ns |
| | Analog comparator initialization delay ² | — | _ | 40 | μs |
| I _{DAC6b} | 6-bit DAC current adder (enabled) | _ | 7 | _ | μA |
| INL | 6-bit DAC integral non-linearity | -0.5 | — | 0.5 | LSB ³ |
| DNL | 6-bit DAC differential non-linearity | -0.3 | _ | 0.3 | LSB |

 Table 31. Comparator and 6-bit DAC electrical specifications (continued)

1. Typical hysteresis is measured with input voltage range limited to 0.6 to V_{DD} -0.6 V.

- 2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
- 3. 1 LSB = $V_{reference}/64$



Figure 16. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=0)

6.8.6 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

| Num | Description | Min. | Max. | Unit | Notes |
|-----|-------------------------------------|-------------------------------|--------------------------|------|-------|
| | Operating voltage | 1.71 | 3.6 | V | 1 |
| | Frequency of operation | _ | 12.5 | MHz | |
| DS1 | DSPI_SCK output cycle time | 4 x t _{BUS} | — | ns | |
| DS2 | DSPI_SCK output high/low time | (t _{SCK} /2) - 4 | (t _{SCK/2)} + 4 | ns | |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay | (t _{BUS} x 2) – 4 | _ | ns | 2 |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | (t _{BUS} x 2) – 4 | _ | ns | 3 |
| DS5 | DSPI_SCK to DSPI_SOUT valid | _ | 10 | ns | |
| DS6 | DSPI_SCK to DSPI_SOUT invalid | -4.5 | — | ns | |
| DS7 | DSPI_SIN to DSPI_SCK input setup | 20.5 | — | ns | |
| DS8 | DSPI_SCK to DSPI_SIN input hold | 0 | — | ns | |

 Table 42.
 Master mode DSPI timing (full voltage range)

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.

2. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].

3. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].



Figure 22. DSPI classic SPI timing — master mode

Table 43. Slave mode DSPI timing (full voltage range)

| Num | Description | Min. | Max. | Unit |
|-----|------------------------|------|------|------|
| | Operating voltage | 1.71 | 3.6 | V |
| | Frequency of operation | _ | 6.25 | MHz |

Table continues on the next page...

6.8.9 SDHC specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

| Num | Symbol | Description | Min. | Max. | Unit | | | | | |
|-----|--|---|------|-------|------|--|--|--|--|--|
| | Card input clock | | | | | | | | | |
| SD1 | fpp | Clock frequency (low speed) | 0 | 400 | kHz | | | | | |
| | fpp | Clock frequency (SD\SDIO full speed\high speed) | 0 | 25\50 | MHz | | | | | |
| | fpp | Clock frequency (MMC full speed\high speed) | 0 | 20\50 | MHz | | | | | |
| | f _{OD} | Clock frequency (identification mode) | 0 | 400 | kHz | | | | | |
| SD2 | t _{WL} | Clock low time | 7 | — | ns | | | | | |
| SD3 | t _{WH} | Clock high time | 7 | — | ns | | | | | |
| SD4 | t _{TLH} | Clock rise time | — | 3 | ns | | | | | |
| SD5 | t _{THL} | t _{THL} Clock fall time | | 3 | ns | | | | | |
| | SDHC output / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK) | | | | | | | | | |
| SD6 | t _{OD} | SDHC output delay (output valid) | -5 | 8.3 | ns | | | | | |
| | SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK) | | | | | | | | | |
| SD7 | t _{ISU} | SDHC input setup time 5 | | — | ns | | | | | |
| SD8 | t _{IH} | SDHC input hold time | 0 | _ | ns | | | | | |

Table 45. SDHC switching specifications



Figure 25. SDHC timing

Pinout

| 121 Map Bga | Pin Name | Default | ALTO | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|-------------------|-------------------|--------------------------------------|--------------------------------------|-------------------|-----------|-------------|--------------|-----------|-----------------|------|--------|
| K11 | PTA19 | XTAL | XTAL | PTA19 | | FTM1_FLT0 | FTM_CLKIN1 | | LPT0_ALT1 | | |
| J11 | RESET_b | RESET_b | RESET_b | | | | | | | | |
| H11 | PTA29 | DISABLED | | PTA29 | | | | | FB_A24 | | |
| G11 | PTB0/ LLWU_P5 | ADC0_SE8/ ADC1_SE8/ TSI0_CH0 | ADC0_SE8/ ADC1_SE8/ TSI0_CH0 | PTB0/ LLWU_P5 | I2C0_SCL | FTM1_CH0 | | | FTM1_QD_ PHA | | |
| G10 | PTB1 | ADC0_SE9/ ADC1_SE9/ TSI0_CH6 | ADC0_SE9/ ADC1_SE9/ TSI0_CH6 | PTB1 | I2C0_SDA | FTM1_CH1 | | | FTM1_QD_ PHB | | |
| G9 | PTB2 | ADC0_SE12/ TSI0_CH7 | ADC0_SE12/ TSI0_CH7 | PTB2 | I2C0_SCL | UART0_RTS_b | | | FTM0_FLT3 | | |
| G8 | PTB3 | ADC0_SE13/ TSI0_CH8 | ADC0_SE13/ TSI0_CH8 | PTB3 | I2C0_SDA | UARTO_CTS_b | | | FTM0_FLT0 | | |
| F11 | PTB6 | ADC1_SE12 | ADC1_SE12 | PTB6 | | | | FB_AD23 | | | |
| E11 | PTB7 | ADC1_SE13 | ADC1_SE13 | PTB7 | | | | FB_AD22 | | | |
| D11 | PTB8 | | | PTB8 | | UART3_RTS_b | | FB_AD21 | | | |
| E10 | PTB9 | | | PTB9 | SPI1_PCS1 | UART3_CTS_b | | FB_AD20 | | | |
| D10 | PTB10 | ADC1_SE14 | ADC1_SE14 | PTB10 | SPI1_PCS0 | UART3_RX | | FB_AD19 | FTM0_FLT1 | | |
| C10 | PTB11 | ADC1_SE15 | ADC1_SE15 | PTB11 | SPI1_SCK | UART3_TX | | FB_AD18 | FTM0_FLT2 | | |
| B10 | PTB16 | TSI0_CH9 | TSI0_CH9 | PTB16 | SPI1_SOUT | UART0_RX | | FB_AD17 | EWM_IN | | |
| E9 | PTB17 | TSI0_CH10 | TSI0_CH10 | PTB17 | SPI1_SIN | UART0_TX | | FB_AD16 | EWM_OUT_b | | |
| D9 | PTB18 | TSI0_CH11 | TSI0_CH11 | PTB18 | CAN0_TX | FTM2_CH0 | I2S0_TX_BCLK | FB_AD15 | FTM2_QD_ PHA | | |
| C9 | PTB19 | TSI0_CH12 | TSI0_CH12 | PTB19 | CAN0_RX | FTM2_CH1 | 12S0_TX_FS | FB_OE_b | FTM2_QD_ PHB | | |
| F10 | PTB20 | | | PTB20 | SPI2_PCS0 | | | FB_AD31 | CMP0_OUT | | |
| F9 | PTB21 | | | PTB21 | SPI2_SCK | | | FB_AD30 | CMP1_OUT | | |
| F8 | PTB22 | | | PTB22 | SPI2_SOUT | | | FB_AD29 | CMP2_OUT | | |
| E8 | PTB23 | | | PTB23 | SPI2_SIN | SPI0_PCS5 | | FB_AD28 | | | |
| B9 | PTC0 | ADC0_SE14/ TSI0_CH13 | ADC0_SE14/ TSI0_CH13 | PTC0 | SPI0_PCS4 | PDB0_EXTRG | I2S0_TXD | FB_AD14 | | | |
| D8 | PTC1/ LLWU_P6 | ADC0_SE15/ TSI0_CH14 | ADC0_SE15/ TSI0_CH14 | PTC1/ LLWU_P6 | SPI0_PCS3 | UART1_RTS_b | FTM0_CH0 | FB_AD13 | | | |
| C8 | PTC2 | ADC0_SE4b/ CMP1_IN0/ TSI0_CH15 | ADC0_SE4b/ CMP1_IN0/ TSI0_CH15 | PTC2 | SPI0_PCS2 | UART1_CTS_b | FTM0_CH1 | FB_AD12 | | | |
| B8 | PTC3/ LLWU_P7 | CMP1_IN1 | CMP1_IN1 | PTC3/ LLWU_P7 | SPI0_PCS1 | UART1_RX | FTM0_CH2 | FB_CLKOUT | | | |
| A8 | PTC4/ LLWU_P8 | | | PTC4/ LLWU_P8 | SPI0_PCS0 | UART1_TX | FTM0_CH3 | FB_AD11 | CMP1_OUT | | |
| D7 | PTC5/ LLWU_P9 | | | PTC5/ LLWU_P9 | SPI0_SCK | | LPT0_ALT2 | FB_AD10 | CMP0_OUT | | |
| C7 | PTC6/ LLWU_P10 | CMP0_IN0 | CMP0_IN0 | PTC6/ LLWU_P10 | SPI0_SOUT | PDB0_EXTRG | | FB_AD9 | | | |
| B7 | PTC7 | CMP0_IN1 | CMP0_IN1 | PTC7 | SPI0_SIN | | | FB_AD8 | | | |

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

 $\label{eq:FreescaleTM} Freescale TM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.$

© 2011–2013 Freescale Semiconductor, Inc.





Document Number: K20P121M100SF2 Rev. 7, 02/2013