

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details


Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	25MHz
Connectivity	I²C, IrDA, SmartCard, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number of I/O	22
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32hg310f64g-a-qfn32

Module	Configuration	Pin Connections
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
RTC	Full configuration	NA
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
ACMP0	Full configuration	ACMP0_CH[1:0], ACMP0_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:5]
IDAC0	Full configuration	IDAC0_OUT
AES	Full configuration	NA
GPIO	22 pins	Available pins are shown in Table 4.3 (p. 56)

2.3 Memory Map


The EFM32HG310 memory map is shown in Figure 2.2 (p. 7), with RAM and Flash sizes for the largest memory configuration.

Figure 2.2. EFM32HG310 Memory Map with largest RAM and Flash sizes



Symbol	Parameter	Condition	Min	Typ	Max	Unit
I_{EM1}	EM1 current	24 MHz HFXO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$		64	68	$\mu\text{A}/\text{MHz}$
		24 MHz HFXO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$		67	71	$\mu\text{A}/\text{MHz}$
		24 MHz USHFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$		85	91	$\mu\text{A}/\text{MHz}$
		24 MHz USHFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$		86	92	$\mu\text{A}/\text{MHz}$
		24 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$		51	55	$\mu\text{A}/\text{MHz}$
		24 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$		52	56	$\mu\text{A}/\text{MHz}$
		21 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$		53	57	$\mu\text{A}/\text{MHz}$
		21 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$		54	58	$\mu\text{A}/\text{MHz}$
		14 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$		56	59	$\mu\text{A}/\text{MHz}$
		14 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$		57	61	$\mu\text{A}/\text{MHz}$
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$		58	61	$\mu\text{A}/\text{MHz}$
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$		59	63	$\mu\text{A}/\text{MHz}$
		6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$		64	68	$\mu\text{A}/\text{MHz}$
		6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$		67	71	$\mu\text{A}/\text{MHz}$
		1.2 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$		106	114	$\mu\text{A}/\text{MHz}$
		1.2 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$		114	126	$\mu\text{A}/\text{MHz}$
I_{EM2}	EM2 current	EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$		0.9	1.35	μA

Figure 3.5. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 6.6 MHz



3.4.2 EM1 Current Consumption

Figure 3.6. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 24 MHz




Figure 3.9. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 11 MHz






Figure 3.10. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 6.6 MHz



3.4.5 EM4 Current Consumption

Figure 3.13. *EM4 current consumption.*



3.5 Transition between Energy Modes


The transition times are measured from the trigger to the first clock edge in the CPU.

Table 3.4. Energy Modes Transitions


Symbol	Parameter	Min	Typ	Max	Unit
t_{EM10}	Transition time from EM1 to EM0		0		HF-CORE-CLK cycles
t_{EM20}	Transition time from EM2 to EM0		2		µs
t_{EM30}	Transition time from EM3 to EM0		2		µs
t_{EM40}	Transition time from EM4 to EM0		163		µs

3.6 Power Management


The EFM32HG requires the AVDD_x, VDD_DREG and IOVDD_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".

Figure 3.15. Typical High-Level Output Current, 2V Supply Voltage


GPIO_Px_CTRL DRIVEMODE = LOWEST




GPIO_Px_CTRL DRIVEMODE = LOW




GPIO_Px_CTRL DRIVEMODE = STANDARD




GPIO_Px_CTRL DRIVEMODE = HIGH

Figure 3.19. Typical High-Level Output Current, 3.8V Supply Voltage


GPIO_Px_CTRL DRIVEMODE = LOWEST



GPIO_Px_CTRL DRIVEMODE = LOW



GPIO_Px_CTRL DRIVEMODE = STANDARD





GPIO_Px_CTRL DRIVEMODE = HIGH

3.9.3 LFRCO

Table 3.10. LFRCO

Symbol	Parameter	Condition	Min	Typ	Max	Unit
f_{LFRCO}	Oscillation frequency , $V_{\text{DD}} = 3.0 \text{ V}$, $T_{\text{AMB}} = 25^\circ\text{C}$		31.3	32.768	34.3	kHz
t_{LFRCO}	Startup time not including software calibration			150		μs
I_{LFRCO}	Current consumption			361	492	nA
TUNESTEP _{L-FRCO}	Frequency step for LSB change in TUNING value			202		Hz


Figure 3.20. Calibrated LFRCO Frequency vs Temperature and Supply Voltage




Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{ADCREFIN_CH6}$	Input range of external positive reference voltage on channel 6	See $V_{ADCREFIN}$	0.625		V_{DD}	V
$V_{ADCCMIN}$	Common mode input range		0		V_{DD}	V
I_{ADCIN}	Input current	2pF sampling capacitors		<100		nA
$CMRR_{ADC}$	Analog input common mode rejection ratio			65		dB
I_{ADC}	Average active current	1 MSamples/s, 12 bit, external reference		392	510	μA
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b00		67		μA
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b01		63		μA
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b10		64		μA
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b11		244		μA
I_{ADCREF}	Current consumption of internal voltage reference	Internal voltage reference		65		μA
C_{ADCIN}	Input capacitance			2		pF
R_{ADCIN}	Input ON resistance		1			MΩ
$R_{ADCfilt}$	Input RC filter resistance			10		kΩ
$C_{ADCfilt}$	Input RC filter/de-coupling capacitance			250		fF
f_{ADCCLK}	ADC Clock Frequency				13	MHz
$t_{ADCCONV}$	Conversion time	6 bit	7			ADC-CLK Cycles
		8 bit	11			ADC-CLK Cycles
		12 bit	13			ADC-CLK Cycles
t_{ADCACQ}	Acquisition time	Programmable	1		256	ADC-CLK Cycles

3.10.1 Typical performance


Figure 3.28. ADC Frequency Spectrum, $Vdd = 3V$, Temp = 25°C




1.25V Reference




2.5V Reference




2XVDDVSS Reference




5VDIFF Reference




VDD Reference

Figure 3.29. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C


1.25V Reference




2.5V Reference




2XVDDVSS Reference




5VDIFF Reference




VDD Reference

Figure 3.31. ADC Absolute Offset, Common Mode = Vdd /2


Offset vs Supply Voltage, Temp = 25°C




Offset vs Temperature, Vdd = 3V

Figure 3.32. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V



Signal to Noise Ratio (SNR)



Spurious-Free Dynamic Range (SFDR)

Figure 3.37. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1

Current consumption, HYSTSEL = 4

Response time , V_{cm} = 1.25V, CP+ to CP- = 100mV

Hysteresis

3.13 Voltage Comparator (VCMP)

Table 3.26. VCMP

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{VCMPPIN}$	Input voltage range			V_{DD}		V
V_{VCMPCM}	VCMP Common Mode voltage range			V_{DD}		V
I_{VCMP}	Active current	BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register		0.2	0.8	μA
		BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. LPREF=0.		22	35	μA
$t_{VCMPREF}$	Startup time reference generator	NORMAL		10		μs
$V_{VCMPOFFSET}$	Offset voltage	Single ended		10		mV
		Differential		10		mV
$V_{VCMPHYST}$	VCMP hysteresis			17		mV
$t_{VCMPSTART}$	Startup time				10	μs

The V_{DD} trigger level can be configured by setting the TRIGLEVEL field of the VCMP_CTRL register in accordance with the following equation:

VCMP Trigger Level as a Function of Level Setting

$$V_{DD \text{ Trigger Level}} = 1.667V + 0.034 \times \text{TRIGLEVEL} \quad (3.2)$$

3.14 I2C

Table 3.27. I2C Standard-mode (Sm)

Symbol	Parameter	Min	Typ	Max	Unit
f_{SCL}	SCL clock frequency	0		100^1	kHz
t_{LOW}	SCL clock low time	4.7			μs
t_{HIGH}	SCL clock high time	4.0			μs
$t_{SU,DAT}$	SDA set-up time	250			ns
$t_{HD,DAT}$	SDA hold time	8		$3450^{2,3}$	ns
$t_{SU,STA}$	Repeated START condition set-up time	4.7			μs
$t_{HD,STA}$	(Repeated) START condition hold time	4.0			μs
$t_{SU,STO}$	STOP condition set-up time	4.0			μs
t_{BUF}	Bus free time between a STOP and START condition	4.7			μs

¹For the minimum HFPERCLK frequency required in Standard-mode, see the I2C chapter in the EFM32HG Reference Manual.

²The maximum SDA hold time ($t_{HD,DAT}$) needs to be met only when the device does not stretch the low time of SCL (t_{LOW}).

³When transmitting data, this number is guaranteed only when $I2Cn_CLKDIV < ((3450 * 10^{-9}) [s] * f_{HFPERCLK} [\text{Hz}]) - 5$.

Table 3.28. I2C Fast-mode (Fm)

Symbol	Parameter	Min	Typ	Max	Unit
f_{SCL}	SCL clock frequency	0		400 ¹	kHz
t_{LOW}	SCL clock low time	1.3			μs
t_{HIGH}	SCL clock high time	0.6			μs
$t_{SU,DAT}$	SDA set-up time	100			ns
$t_{HD,DAT}$	SDA hold time	8		900 ^{2,3}	ns
$t_{SU,STA}$	Repeated START condition set-up time	0.6			μs
$t_{HD,STA}$	(Repeated) START condition hold time	0.6			μs
$t_{SU,STO}$	STOP condition set-up time	0.6			μs
t_{BUF}	Bus free time between a STOP and START condition	1.3			μs

¹For the minimum HFPERCLK frequency required in Fast-mode, see the I2C chapter in the EFM32HG Reference Manual.²The maximum SDA hold time ($t_{HD,DAT}$) needs to be met only when the device does not stretch the low time of SCL (t_{LOW}).³When transmitting data, this number is guaranteed only when $I2Cn_CLKDIV < ((900 * 10^{-9}) [s] * f_{HFPERCLK} [\text{Hz}]) - 5$.**Table 3.29. I2C Fast-mode Plus (Fm+)**

Symbol	Parameter	Min	Typ	Max	Unit
f_{SCL}	SCL clock frequency	0		1000 ¹	kHz
t_{LOW}	SCL clock low time	0.5			μs
t_{HIGH}	SCL clock high time	0.26			μs
$t_{SU,DAT}$	SDA set-up time	50			ns
$t_{HD,DAT}$	SDA hold time	8			ns
$t_{SU,STA}$	Repeated START condition set-up time	0.26			μs
$t_{HD,STA}$	(Repeated) START condition hold time	0.26			μs
$t_{SU,STO}$	STOP condition set-up time	0.26			μs
t_{BUF}	Bus free time between a STOP and START condition	0.5			μs

¹For the minimum HFPERCLK frequency required in Fast-mode Plus, see the I2C chapter in the EFM32HG Reference Manual.

3.15 USB

The USB hardware in the EFM32HG310 passes all tests for USB 2.0 Full Speed certification. The test report will be distributed with application note "AN0046 - USB Hardware Design Guide" when ready.

Table 3.30. USB

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V_{USBOUT}	USB regulator output voltage		3.1	3.4	3.7	V
I_{USBOUT}	USB regulator output current	BIASPROG=0, $T_{AMB}=25^\circ\text{C}$	55.7	79.4	104.1	mA
		BIASPROG=1, $T_{AMB}=25^\circ\text{C}$	66.0	95.9	126.4	mA
		BIASPROG=2, $T_{AMB}=25^\circ\text{C}$	94.6	146.5	188.1	mA
		BIASPROG=3, $T_{AMB}=25^\circ\text{C}$	80.4	128.3	176.0	mA

3.16 Digital Peripherals

Table 3.31. Digital Peripherals


Symbol	Parameter	Condition	Min	Typ	Max	Unit
I _{USART}	USART current	USART idle current, clock enabled		7.5		µA/MHz
I _{LEUART}	LEUART current	LEUART idle current, clock enabled		150		nA
I _{I2C}	I2C current	I2C idle current, clock enabled		6.25		µA/MHz
I _{TIMER}	TIMER current	TIMER_0 idle current, clock enabled		8.75		µA/MHz
I _{PCNT}	PCNT current	PCNT idle current, clock enabled		100		nA
I _{RTC}	RTC current	RTC idle current, clock enabled		100		nA
I _{AES}	AES current	AES idle current, clock enabled		2.5		µA/MHz
I _{GPIO}	GPIO current	GPIO idle current, clock enabled		5.31		µA/MHz
I _{PRS}	PRS current	PRS idle current		2.81		µA/MHz
I _{DMA}	DMA current	Clock enable		8.12		µA/MHz

6 Chip Marking, Revision and Errata

6.1 Chip Marking

In the illustration below package fields and position are shown.

Figure 6.1. Example Chip Marking (top view)



6.2 Revision

The revision of a chip can be determined from the "Revision" field in Figure 6.1 (p. 61) .

6.3 Errata

Please see the errata document for EFM32HG310 for description and resolution of device erratas. This document is available in Simplicity Studio and online at:
<http://www.silabs.com/support/pages/document-library.aspx?p=MCUs--32-bit>

7.4 Revision 0.20

December 11th, 2014

Preliminary Release.

B Contact Information

Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701

Please visit the Silicon Labs Technical Support web page:
<http://www.silabs.com/support/pages/contacttechnicalsupport.aspx>
and register to submit a technical support request.

List of Figures

2.1. Block Diagram	3
2.2. EFM32HG310 Memory Map with largest RAM and Flash sizes	7
3.1. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 24 MHz	11
3.2. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 21 MHz	11
3.3. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 14 MHz	12
3.4. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 11 MHz	12
3.5. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 6.6 MHz	13
3.6. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 24 MHz	13
3.7. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 21 MHz	14
3.8. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 14 MHz	14
3.9. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 11 MHz	15
3.10. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 6.6 MHz	15
3.11. EM2 current consumption. RTC prescaled to 1kHz, 32.768 kHz LFRCO.	16
3.12. EM3 current consumption.	16
3.13. EM4 current consumption.	17
3.14. Typical Low-Level Output Current, 2V Supply Voltage	21
3.15. Typical High-Level Output Current, 2V Supply Voltage	22
3.16. Typical Low-Level Output Current, 3V Supply Voltage	23
3.17. Typical High-Level Output Current, 3V Supply Voltage	24
3.18. Typical Low-Level Output Current, 3.8V Supply Voltage	25
3.19. Typical High-Level Output Current, 3.8V Supply Voltage	26
3.20. Calibrated LFRCO Frequency vs Temperature and Supply Voltage	28
3.21. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature	29
3.22. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature	30
3.23. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature	30
3.24. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature	30
3.25. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature	31
3.26. Integral Non-Linearity (INL)	37
3.27. Differential Non-Linearity (DNL)	37
3.28. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°C	38
3.29. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C	39
3.30. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°C	40
3.31. ADC Absolute Offset, Common Mode = Vdd /2	41
3.32. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V	41
3.33. ADC Temperature sensor readout	42
3.34. IDAC Source Current as a function of voltage on IDAC_OUT	45
3.35. IDAC Sink Current as a function of voltage from IDAC_OUT	46
3.36. IDAC linearity	46
3.37. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1	48
4.1. EFM32HG310 Pinout (top view, not to scale)	52
4.2. QFN32	57
5.1. QFN32 PCB Land Pattern	58
5.2. QFN32 PCB Solder Mask	59
5.3. QFN32 PCB Stencil Design	60
6.1. Example Chip Marking (top view)	61