



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	25MHz
Connectivity	I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	22
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32hg310f64g-b-qfn32

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **1 Ordering Information**

Table 1.1 (p. 2) shows the available EFM32HG310 devices.

#### Table 1.1. Ordering Information

Ordering Code	Flash (kB)	RAM (kB)	Max Speed (MHz)	Supply Voltage (V)	Temperature (°C)	Package
EFM32HG310F32G-B-QFN32	32	8	25	1.98 - 3.8	-40 - 85	QFN32
EFM32HG310F64G-B-QFN32	64	8	25	1.98 - 3.8	-40 - 85	QFN32

Adding the suffix 'R' to the part number (e.g. EFM32HG310F32G-B-QFN32R) denotes tape and reel.

Visit www.silabs.com for information on global distributors and representatives.

There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in the energy modes EM0 and EM1.

## 2.1.4 Direct Memory Access Controller (DMA)

The Direct Memory Access (DMA) controller performs memory operations independently of the CPU. This has the benefit of reducing the energy consumption and the workload of the CPU, and enables the system to stay in low energy modes when moving for instance data from the USART to RAM or from the External Bus Interface to a PWM-generating timer. The DMA controller uses the PL230  $\mu$ DMA controller licensed from ARM.

### 2.1.5 Reset Management Unit (RMU)

The RMU is responsible for handling the reset functionality of the EFM32HG.

#### 2.1.6 Energy Management Unit (EMU)

The Energy Management Unit (EMU) manage all the low energy modes (EM) in EFM32HG microcontrollers. Each energy mode manages if the CPU and the various peripherals are available. The EMU can also be used to turn off the power to unused SRAM blocks.

#### 2.1.7 Clock Management Unit (CMU)

The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks on-board the EFM32HG. The CMU provides the capability to turn on and off the clock on an individual basis to all peripheral modules in addition to enable/disable and configure the available oscillators. The high degree of flexibility enables software to minimize energy consumption in any specific application by not wasting power on peripherals and oscillators that are inactive.

### 2.1.8 Watchdog (WDOG)

The purpose of the watchdog timer is to generate a reset in case of a system failure, to increase application reliability. The failure may e.g. be caused by an external event, such as an ESD pulse, or by a software failure.

## 2.1.9 Peripheral Reflex System (PRS)

The Peripheral Reflex System (PRS) system is a network which lets the different peripheral module communicate directly with each other without involving the CPU. Peripheral modules which send out Reflex signals are called producers. The PRS routes these reflex signals to consumer peripherals which apply actions depending on the data received. The format for the Reflex signals is not given, but edge triggers and other functionality can be applied by the PRS.

#### 2.1.10 Low Energy USB

The unique Low Energy USB peripheral provides a full-speed USB 2.0 compliant device controller and PHY with ultra-low current consumption. The device supports both full-speed (12MBit/s) and low speed (1.5MBit/s) operation, and includes a dedicated USB oscillator with clock recovery mechanism for crystal-free operation. No external components are required. The Low Energy Mode ensures the current consumption is optimized and enables USB communication on a strict power budget. The USB device includes an internal dedicated descriptor-based Scatter/Gather DMA and supports up to 3 OUT endpoints and 3 IN endpoints, in addition to endpoint 0. The on-chip PHY includes software controllable pull-up and pull-down resistors.

## 2.1.11 Inter-Integrated Circuit Interface (I2C)

The I<sup>2</sup>C module provides an interface between the MCU and a serial I<sup>2</sup>C-bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s.

## **3.4 Current Consumption**

#### Table 3.3. Current Consumption

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		24 MHz HFXO, all peripheral clocks disabled, V_DD= 3.0 V, T_{AMB}=25°C		148	158	μΑ/ MHz
		24 MHz HFXO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		153	163	μΑ/ MHz
		24 MHz USHFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		161	172	μΑ/ MHz
		24 MHz USHFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		163	174	μΑ/ MHz
		24 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		127	137	μA/ MHz
		24 MHz HFRCO, all peripheral clocks disabled, V_DD= 3.0 V, $T_{AMB}$ =85°C		129	139	μA/ MHz
		21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		131	140	μA/ MHz
	EM0 current. No prescaling. Running	21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		134	143	μΑ/ MHz
'EMU	culation code from Flash.	14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		134	143	μΑ/ MHz
		14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		137	145	μA/ MHz
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		136	144	μΑ/ MHz
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		139	148	μΑ/ MHz
		6.6 MHz HFRCO, all peripher- al clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		142	150	µA/ MHz
		6.6 MHz HFRCO, all peripher- al clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		146	154	μA/ MHz
		1.2 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		184	196	μΑ/ MHz
		1.2 MHz HFRCO, all peripher- al clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		194	208	μΑ/ MHz

## 3.4.5 EM4 Current Consumption

Figure 3.13. EM4 current consumption.



## **3.5 Transition between Energy Modes**

The transition times are measured from the trigger to the first clock edge in the CPU.

Table 3.4. Energy Modes Transitions

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>EM10</sub>	Transition time from EM1 to EM0		0		HF- CORE- CLK cycles
t <sub>EM20</sub>	Transition time from EM2 to EM0		2		μs
t <sub>EM30</sub>	Transition time from EM3 to EM0		2		μs
t <sub>EM40</sub>	Transition time from EM4 to EM0		163		μs

## 3.6 Power Management

The EFM32HG requires the AVDD\_x, VDD\_DREG and IOVDD\_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".



#### Figure 3.15. Typical High-Level Output Current, 2V Supply Voltage



GPIO\_Px\_CTRL DRIVEMODE = STANDARD

#### 3.9.3 LFRCO

#### Table 3.10. LFRCO

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
f <sub>LFRCO</sub>	Oscillation frequen- cy , $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		31.3	32.768	34.3	kHz
t <sub>LFRCO</sub>	Startup time not in- cluding software calibration			150		μs
I <sub>LFRCO</sub>	Current consump- tion			361	492	nA
TUNESTEP <sub>L-</sub> FRCO	Frequency step for LSB change in TUNING value			202		Hz

Figure 3.20. Calibrated LFRCO Frequency vs Temperature and Supply Voltage









Figure 3.23. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature



Figure 3.24. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature







#### Figure 3.25. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature



#### 3.9.5 AUXHFRCO

#### Table 3.12. AUXHFRCO

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		21 MHz frequency band	20.37	21.0	21.63	MHz
	Oscillation frequen-	14 MHz frequency band	13.58	14.0	14.42	MHz
f <sub>AUXHFRCO</sub>	cy, $V_{DD}$ = 3.0 V,	11 MHz frequency band	10.67	11.0	11.33	MHz
	T <sub>AMB</sub> =25 C	7 MHz frequency band	6.40	6.60	6.80	MHz
		1 MHz frequency band	1.15	1.20	1.25	MHz
t <sub>AUXHFRCO_settlir</sub>	<sub>g</sub> Settling time after start-up	f <sub>AUXHFRCO</sub> = 14 MHz		0.6		Cycles
		21 MHz frequency band		52.8		kHz
	Frequency step	14 MHz frequency band		36.9		kHz
TUNESTEP <sub>AUX</sub> HFRCO	for LSB change in	11 MHz frequency band		30.1		kHz
	TUNING Value	7 MHz frequency band		18.0		kHz
		1 MHz frequency band		3.4		kHz



Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		62		dB
		1 MSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		64		dB
		1 MSamples/s, 12 bit, differen- tial, internal 1.25V reference		60		dB
		1 MSamples/s, 12 bit, differen- tial, internal 2.5V reference		64		dB
		1 MSamples/s, 12 bit, differen- tial, 5V reference		54		dB
		1 MSamples/s, 12 bit, differential, $V_{DD}$ reference		66		dB
		1 MSamples/s, 12 bit, differen- tial, 2xV <sub>DD</sub> reference		68		dB
		200 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		61		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		65		dB
		200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		63		dB
		200 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differential, $V_{DD}$ reference	62	66		dB
		200 kSamples/s, 12 bit, differ- ential, 2xV <sub>DD</sub> reference		69		dB
		1 MSamples/s, 12 bit, single ended, internal 1.25V refer- ence		64		dBc
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		76		dBc
		1 MSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		73		dBc
SFDRADC	Spurious-Free Dy- namic Range (SF-	1 MSamples/s, 12 bit, differen- tial, internal 1.25V reference		66		dBc
	DR)	1 MSamples/s, 12 bit, differen- tial, internal 2.5V reference		77		dBc
		1 MSamples/s, 12 bit, differential, $V_{DD}$ reference		76		dBc
		1 MSamples/s, 12 bit, differen- tial, 2xV <sub>DD</sub> reference		75		dBc
		1 MSamples/s, 12 bit, differen- tial, 5V reference		69		dBc



Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		200 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		75		dBc
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		75		dBc
		200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		76		dBc
		200 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		79		dBc
		200 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		79		dBc
		200 kSamples/s, 12 bit, differ- ential, 5V reference		78		dBc
		200 kSamples/s, 12 bit, differential, $V_{DD}$ reference	68	79		dBc
		200 kSamples/s, 12 bit, differ- ential, 2xV <sub>DD</sub> reference		79		dBc
V		After calibration, single ended	-4	0.3	4	mV
▼ ADCOFFSET	Chiset voltage	After calibration, differential		0.3		mV
				-1.92		mV/°C
TGRAD <sub>ADCTH</sub>	Thermometer out- put gradient			-6.3		ADC Codes/ °C
DNL <sub>ADC</sub>	Differential non-lin- earity (DNL)	V <sub>DD</sub> = 3.0 V, external 2.5V reference	-1	±0.7	4	LSB
INL <sub>ADC</sub>	Integral non-linear- ity (INL), End point method			±1.6	±3	LSB
MC <sub>ADC</sub>	No missing codes		11.999 <sup>1</sup>	12		bits
		Internal 1.25V, V <sub>DD</sub> = 3V, 25°C	1.248	1.254	1.262	V
	ADC Internal Volt-	Internal 1.25V, Full tempera- ture and supply range	1.188	1.254	1.302	V
ADC	age Reference	Internal 2.5V, V <sub>DD</sub> = 3V, 25°C	2.492	2.506	2.520	V
		Internal 2.5V, Full temperature and supply range	2.402	2.506	2.600	V

<sup>1</sup>On the average every ADC will have one missing code, most likely to appear around  $2048 \pm n*512$  where n can be a value in the set {-3, -2, -1, 1, 2, 3}. There will be no missing code around 2048, and in spite of the missing code the ADC will be monotonic at all times so that a response to a slowly increasing input will always be a slowly increasing output. Around the one code that is missing, the neighbour codes will look wider in the DNL plot. The spectra will show spurs on the level of -78dBc for a full scale input for chips that have the missing code issue.

The integral non-linearity (INL) and differential non-linearity parameters are explained in Figure 3.26 (p. 37) and Figure 3.27 (p. 37), respectively.

## 3.10.1 Typical performance

#### Figure 3.28. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°C



#### Figure 3.29. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C

![](_page_12_Figure_3.jpeg)

![](_page_12_Figure_4.jpeg)

![](_page_12_Figure_5.jpeg)

2.5V Reference

![](_page_12_Figure_7.jpeg)

**5VDIFF Reference** 

![](_page_13_Picture_0.jpeg)

Figure 3.31. ADC Absolute Offset, Common Mode = Vdd /2

![](_page_13_Figure_3.jpeg)

Figure 3.32. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V

![](_page_13_Figure_5.jpeg)

## 3.12 Analog Comparator (ACMP)

#### Table 3.25. ACMP

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
V <sub>ACMPIN</sub>	Input voltage range		0			
V <sub>ACMPCM</sub>	ACMP Common Mode voltage range		0		V <sub>DD</sub>	V
		BIASPROG=0b0000, FULL- BIAS=0 and HALFBIAS=1 in ACMPn_CTRL register		0.1	0.4	μA
I <sub>ACMP</sub>	Active current	BIASPROG=0b1111, FULL- BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register		2.87	15	μA
		BIASPROG=0b1111, FULL- BIAS=1 and HALFBIAS=0 in ACMPn_CTRL register		195	520	μA
IACMPREF	Current consump- tion of internal volt-	Internal voltage reference off. Using external voltage refer- ence		0		μA
	age reference	Internal voltage reference		5		μA
VACMPOFFSET	Offset voltage	BIASPROG= 0b1010, FULL- BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register	-12	0	12	mV
V <sub>ACMPHYST</sub>	ACMP hysteresis	Programmable		17		mV
		CSRESSEL=0b00 in ACMPn_INPUTSEL		40		kOhm
D	Capacitive Sense	CSRESSEL=0b01 in ACMPn_INPUTSEL		70		kOhm
RCSRES	Internal Resistance	CSRESSEL=0b10 in ACMPn_INPUTSEL		101		kOhm
		CSRESSEL=0b11 in ACMPn_INPUTSEL		132		kOhm
t <sub>acmpstart</sub>	Startup time				10	μs

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given in Equation 3.1 (p. 47).  $I_{ACMPREF}$  is zero if an external voltage reference is used.

#### Total ACMP Active Current

 $I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF}$ 

(3.1)

Figure 3.37. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1

![](_page_15_Figure_3.jpeg)

Current consumption, HYSTSEL = 4

![](_page_15_Figure_5.jpeg)

Response time , V<sub>cm</sub> = 1.25V, CP+ to CP- = 100mV

![](_page_15_Figure_7.jpeg)

![](_page_16_Picture_0.jpeg)

	QFN32 Pin# and Name		Pin Alternate Functio	onality / Description	
Pin #	Pin Name	Analog	Timers Communication		Other
2	PA1		TIM0_CC0 #6 TIM0_CC1 #0/1 I2C0_SCL #0		CMU_CLK1 #0 PRS_CH1 #0
3	PA2		TIM0_CC2 #0/1		CMU_CLK0 #0
4	IOVDD_0	Digital IO power supply 0.	·		
5	PC0	ACMP0_CH0	TIM0_CC1 #4 PCNT0_S0IN #2	US0_TX #5/6 US1_TX #0 US1_CS #5 I2C0_SDA #4	PRS_CH2 #0
6	PC1	ACMP0_CH1	TIM0_CC2 #4 PCNT0_S1IN #2	US0_RX #5/6 US1_TX #5 US1_RX #0 I2C0_SCL #4	PRS_CH3 #0
7	PB7	LFXTAL_P	TIM1_CC0 #3	US0_TX #4 US1_CLK #0	
8	PB8	LFXTAL_N	TIM1_CC1 #3	US0_RX #4 US1_CS #0	
9	RESETn	Reset input, active low. To apply an external reset sour ensure that reset is released.	rce to this pin, it is required to on	ly drive this pin low during reset,	, and let the internal pull-up
10	PB11	IDAC0_OUT	TIM1_CC2 #3 PCNT0_S1IN #4	US1_CLK #4	CMU_CLK1 #3 ACMP0_O #3
11	AVDD_2	Analog power supply 2.			
12	PB13	HFXTAL_P		US0_CLK #4/5 LEU0_TX #1	
13	PB14	HFXTAL_N		US0_CS #4/5 LEU0_RX #1	
14	IOVDD_3	Digital IO power supply 3.			
15	AVDD_0	Analog power supply 0.			
16	PD5	ADC0_CH5		LEU0_RX #0	
17	PD6	ADC0_CH6	TIM1_CC0 #4 PCNT0_S0IN #3	US1_RX #2/3 I2C0_SDA #1	ACMP0_O #2
18	PD7	ADC0_CH7	TIM1_CC1 #4 PCNT0_S1IN #3	US1_TX #2/3 I2C0_SCL #1	CMU_CLK0 #2
19	VDD_DREG	Power supply for on-chip voltage	ge regulator.		
20	DECOUPLE	Decouple output for on-chip vo	ltage regulator. An external capa	acitance of size C <sub>DECOUPLE</sub> is rec	quired at this pin.
21	USB_VREGI				
22	USB_VREGO				
23	PC14		TIM0_CDTI1 #1/6 TIM1_CC1 #0 PCNT0_S1IN #0	US0_CS #3 US1_CS #3/4 LEU0_TX #5 USB_DM	PRS_CH0 #2
24	PC15		TIM0_CDTI2 #1/6 TIM1_CC2 #0	US0_CLK #3 US1_CLK #3 LEU0_RX #5 USB_DP	PRS_CH1 #2
25	PF0		TIM0_CC0 #5	US1_CLK #2 LEU0_TX #3 I2C0_SDA #5	DBG_SWCLK #0 BOOT_TX
26	PF1		TIM0_CC1 #5	US1_CS #2 LEU0_RX #3 I2C0_SCL #5	DBG_SWDIO #0 GPIO_EM4WU3 BOOT_RX
27	PF2		TIM0_CC2 #5/6 TIM2_CC0 #3	US1_TX #4 LEU0_TX #4	CMU_CLK0 #3 PRS_CH0 #3

## **EFM<sup>®</sup>32**

#### ...the world's most energy friendly microcontrollers

Alternate			LOC	ATION				
Functionality	0	1	2	3	4	5	6	Description
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as exter- nal optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7			PC1	PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6			PC0	PF0	PE12	I2C0 Serial Data input / output.
IDAC0_OUT	PB11							IDAC0 output.
LEU0_RX	PD5	PB14		PF1	PA0	PC15		LEUART0 Receive input.
LEU0_TX		PB13		PF0	PF2	PC14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN			PC0	PD6	PA0			Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14		PC1	PD7	PB11			Pulse Counter PCNT0 input number 1.
PRS_CH0	PA0		PC14	PF2				Peripheral Reflex System PRS, channel 0.
PRS_CH1	PA1		PC15	PE12				Peripheral Reflex System PRS, channel 1.
PRS_CH2	PC0		PE10	PE13				Peripheral Reflex System PRS, channel 2.
PRS_CH3	PC1		PE11	PA0				Peripheral Reflex System PRS, channel 3.
TIM0_CC0	PA0	PA0			PA0	PF0	PA1	Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	PA1	PA1			PC0	PF1	PA0	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	PA2	PA2			PC1	PF2	PF2	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI1		PC14					PC14	Timer 0 Complimentary Deat Time Insertion channel 1.
TIM0_CDTI2		PC15					PC15	Timer 0 Complimentary Deat Time Insertion channel 2.
TIM1_CC0		PE10		PB7	PD6			Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	PC14	PE11		PB8	PD7			Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	PC15	PE12		PB11				Timer 1 Capture Compare input / output channel 2.
TIM2_CC0				PF2				Timer 2 Capture Compare input / output channel 0.
TIM2_CC1				PE12				Timer 2 Capture Compare input / output channel 1.
TIM2_CC2				PE13				Timer 2 Capture Compare input / output channel 2.
US0_CLK	PE12			PC15	PB13	PB13	PE12	USART0 clock input / output.
US0_CS	PE13			PC14	PB14	PB14	PE13	USART0 chip select input / output.
								USART0 Asynchronous Receive.
US0_RX	PE11			PE12	PB8	PC1	PC1	USART0 Synchronous mode Master Input / Slave Output (MISO).
US0 TX	PE10			PE13	PB7	PC0	PC0	USART0 Asynchronous Transmit.Also used as receive in- put in half duplex communication.
								USART0 Synchronous mode Master Output / Slave Input (MOSI).
US1_CLK	PB7		PF0	PC15	PB11			USART1 clock input / output.
US1_CS	PB8		PF1	PC14	PC14	PC0		USART1 chip select input / output.
	PC1		DDe	DDe	DAO			USART1 Asynchronous Receive.
031_KX			100		PAU			USART1 Synchronous mode Master Input / Slave Output (MISO).

![](_page_18_Picture_0.jpeg)

#### Figure 5.3. QFN32 PCB Stencil Design

![](_page_18_Figure_3.jpeg)

Table 5.3. QFN32 PCB Stencil Design Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	0.70
b	0.25
С	0.65
d	6.00
e	6.00
x	1.30
у	1.30
Z	0.50

- 1. The drawings are not to scale.
- 2. All dimensions are in millimeters.
- 3. All drawings are subject to change without notice.
- 4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
- 5. Stencil thickness 0.125 mm.
- 6. For detailed pin-positioning, see Figure 4.2 (p. 57).

## **5.2 Soldering Information**

The latest IPC/JEDEC J-STD-020 recommendations for Pb-Free reflow soldering should be followed.

Place as many and as small as possible vias underneath each of the solder patches under the ground pad.

![](_page_19_Picture_0.jpeg)

# List of Equations

3.1. Total	CMP Active Current	47
3.2. VCMF	rigger Level as a Function of Level Setting	49

# silabs.com

![](_page_20_Picture_1.jpeg)

![](_page_20_Picture_2.jpeg)

![](_page_20_Picture_3.jpeg)

![](_page_20_Picture_4.jpeg)

![](_page_20_Picture_5.jpeg)

![](_page_20_Picture_6.jpeg)