



### Welcome to <u>E-XFL.COM</u>

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	51.34MHz
Connectivity	I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 13x12b; D/A 3x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08mp16vlc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

1	Pin A	ssignments4
2	Elect	rical Characteristics
	2.1	Introduction
	2.2	Parameter Classification
	2.3	Absolute Maximum Ratings
	2.4	Thermal Characteristics10
	2.5	ESD Protection and Latch-Up Immunity11
	2.6	DC Characteristics
	2.7	Supply Current Characteristics
	2.8	External Oscillator (XOSC) Characteristics
	2.9	Internal Clock Source (ICS) Characteristics
	2.10	ADC Characteristics
	2.11	Digital to Analog (DAC) Characteristics
	2.12	High Speed Comparator (HSCMP) Characteristics 26

		Programmable Gain Amplifier (PGA) Characteristics . 26
	2.14	AC Characteristics
		2.14.1 Control Timing 27
		2.14.2 FTM Module Timing
		2.14.3 MTIM Module Timing
		2.14.4 SPI
	2.15	Flash Memory Specifications
	2.16	EMC Performance
		2.16.1 Radiated Emissions
3	Order	ing Information
	3.1	Device Numbering Scheme
4	Packa	age Information
5		ed Documentation
6	Revis	ion History

#### **Pin Assignments**




Figure 3. MC9S08MP16 Series in 32-Pin LQFP Package

Pin Number				< Lowes	t <b>Priority</b>	> Highest	
48	32 LQFP	28	Port Pin	Alt 1	Alt 2	Alt3	Alt4
1	3	5	PTC4	KBI2P4	FTM2CH4		
2	4	6	PTC5	KBI2P5	FTM2CH5		
3	5	7	PTC6	KBI2P6	FTM2FAULT		
4			PTC7	KBI2P7	TCLK <sup>1</sup>		
5	—		PTD0	KBI3P0	SDA <sup>5</sup>		
6	_	_	PTD1	KBI3P1	SCL <sup>5</sup>		
7	_	_	PTD2	KBI3P2	PDB1OUT		
8	_		PTD3	KBI3P3	FTM1FAULT		
9	6	8					V <sub>SS1</sub>
10	7	9					V <sub>DD1</sub>
11	8	10	PTA0	SDA <sup>5</sup>	TxD		
12	9	11	PTA1	SCL <sup>5</sup>	RxD		
13	10	12	PTA2	SDA <sup>5</sup>	FTM1CH0		
14	11	13	PTA3	SCL <sup>5</sup>	FTM1CH1		
15		_	PTD4	KBI3P4	PDB2OUT		
16		_	PTD5	KBI3P5	CMP1OUT		
17	_	_	PTD6	KBI3P6	CMP2OUT <sup>2</sup>		
18	_	_	PTD7	KBI3P7	CMP3OUT <sup>3</sup>		
19	12	14	PTF1	RESET <sup>4</sup>			
20		_	PTF2				
21	13	15	PTA4	TCLK <sup>1</sup>	SDA <sup>5</sup>	SS	
22	14	16	PTA5		SCL <sup>5</sup>	MISO	
23	15	17	PTA6			MOSI	
24	16	18	PTA7			SPSCK	
25	1 —		PTE0	1	ADP8	1	
26	—		PTE1		ADP9		
27	_	_	PTE2		ADP10		
28	17	19	PTB0	KBI1P0	ADP0 <sup>6</sup>	CIN1 <sup>6</sup>	
29	18	20	PTB1	KBI1P1	ADP1 <sup>6</sup>	C2IN2 <sup>6</sup>	
30	19	21	PTB2	KBI1P2	ADP2 <sup>6</sup>	C1IN2 <sup>6</sup>	PGA+ <sup>6</sup>
31	20	22	PTB3	KBI1P3	ADP3 <sup>6</sup>	C3IN2 <sup>6</sup>	PGA- <sup>6</sup>
32	21	23					V <sub>DDA</sub> /V <sub>REFI</sub>
33	22	24	1	1			V <sub>SSA</sub> /V <sub>REFL</sub>
34	_		PTE3	1	ADP11 <sup>6</sup>	C1IN3 <sup>6</sup>	1

Table 1. Pin	Availability	by Package	Pin-Count
--------------	--------------	------------	-----------

## 2.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 2	. Parameter	Classifications
---------	-------------	-----------------

Р	Those parameters that are guaranteed during production testing on each individual device.
С	Those parameters that are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters that are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters that are derived mainly from simulations.

## NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

## 2.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	-0.3 to +5.8	V
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Digital input voltage	V <sub>In</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	Ι <sub>D</sub>	± 25	mA
Storage temperature range	T <sub>stg</sub>	–55 to 150	°C

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

<sup>2</sup> All functional non-supply pins, except for PTF1/RESET are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.

<sup>3</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

## 2.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Num	С	Rating	Symbol	Consumer & Industrial	Automotive	Unit	
1		Operating temperature range (packaged)	Τ <sub>Α</sub>	-40 to 105	-40 to 125	°C	
2	D	Maximum junction temperature	Т <sub>Ј</sub>	115	135	°C	
3	D	Thermal resistance <sup>1,2</sup> single-layer board					
		48-pin LQFP		80	80		
		32-pin LQFP	$\theta_{JA}$	85	_	°C/W	
		28-pin SOIC		71	_		
4	D	Thermal resistance <sup>1,2</sup> four-layer board					
		48-pin LQFP		56	56		
		32-pin LQFP	$\theta_{JA}$	57	_	°C/W	
		28-pin SOIC		48		1	

Table 4.	Thermal	Characteristics
----------	---------	-----------------

<sup>1</sup> Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>2</sup> Junction-to-ambient natural convection

The average chip-junction temperature  $(T_I)$  in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $T_A$  = Ambient temperature, °C  $\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W  $P_D = P_{int} + P_{I/O}$   $P_{int} = I_{DD} \times V_{DD}$ , Watts — chip internal power  $P_{I/O}$  = Power dissipation on input and output pins — user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$\mathbf{K} = \mathbf{P}_{\mathbf{D}} \times (\mathbf{T}_{\mathbf{A}} + 273^{\circ}\mathbf{C}) + \theta_{\mathbf{J}\mathbf{A}} \times (\mathbf{P}_{\mathbf{D}})^{2} \qquad \qquad Eqn. 3$$

Num	С	Chara	cteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit
	С	All I/O	pins (except PTF1/RESET)		5 V, I <sub>Load</sub> = -4 mA	V <sub>DD</sub> – 1.5		—	
	Ρ		low-drive strength		5 V, I <sub>Load</sub> = -2 mA	V <sub>DD</sub> – 0.8		—	
4	С	Output high		V <sub>OH</sub>	3 V, $I_{Load} = -1 \text{ mA}$	V <sub>DD</sub> – 0.8	_	—	V
4	С	voltage			5 V, I <sub>Load</sub> = -20 mA	V <sub>DD</sub> – 1.5		—	
	Ρ		high-drive strength		5 V, $I_{Load} = -10 \text{ mA}$	V <sub>DD</sub> – 0.8	_	_	
	С				3 V, I <sub>Load</sub> = -5 mA	V <sub>DD</sub> – 0.8	_	—	
5	D	Output high current	Max total I <sub>OH</sub> for all ports	I <sub>OHT</sub>	V <sub>OUT</sub> < V <sub>DD</sub>	0		-100	mA
	С		All I/O pins		5 V, I <sub>Load</sub> = 4 mA	_		1.5	
	Ρ		(except PTF1/RESET)		5 V, I <sub>Load</sub> = 2 mA	_	_	0.8	
6	С		low-drive strength	V <sub>OL</sub>	3 V, I <sub>Load</sub> = 1 mA	_		0.8	V
0	С		All I/O pins		5 V, I <sub>Load</sub> = 20 mA	_		1.5	
	Ρ	Output low	(Except PTF1/RESET)		5 V, I <sub>Load</sub> = 10 mA	_	_	0.8	
	С	voltage	high-drive strength		3 V, I <sub>Load</sub> = 5 mA	_	_	0.8	
7	С		PTF1/RESET		5 V, I <sub>Load</sub> = 3.2 mA	_		1.5	
8	Ρ				5 V, I <sub>Load</sub> = 1.6 mA	_	_	0.8	
9	С				3 V, I <sub>Load</sub> = 0.8 mA	_		0.8	
10	D	Output low current	Max total I <sub>OL</sub> for all ports	I <sub>OLT</sub>	$V_{OUT} > V_{SS}$	0		100	mA
11	Ρ	Input high voltage; all digi	tal inputs	V <sub>IH</sub>	5V	$0.65 \times V_{DD}$	_	—	V
	С				ЗV	$0.7  ext{ x V}_{ ext{DD}}$	_	—	
12	Ρ	Input low voltage; all digita	V <sub>IL</sub>	5V	—		$0.35 \times V_{DD}$	V	
12	С				3V	_	_	$0.35 \times V_{DD}$	
13	С	Input hysteresis		V <sub>hys</sub>		$0.06 \times V_{DD}$			V
14	Р	Input leakage current (per	pin)	I <sub>In</sub>	$V_{In} = V_{DD} \text{ or } V_{SS}$	—	—	1	μA
	Ρ	Hi-Z (off-st	ate) leakage current (per pin)						
15			input/output port pins	I <sub>oz</sub>	$V_{In} = V_{DD} \text{ or } V_{SS}$	—	—	1	μA
			PTF1/RESET, PTE5/XTAL pins		$V_{In} = V_{DD} \text{ or } V_{SS}$		—	2	μA
		Pullup or Pulldown <sup>3</sup> resist	ors; when enabled						
16	Ρ			R <sub>PU</sub> ,R <sub>PD</sub>		17	37	52	kΩ
	С		PTF1/RESET <sup>4</sup>	R <sub>PU</sub>		17	37	52	kΩ
	D	DC injection current <sup>5, 6, 7,</sup>							
			Single pin limit		$V_{IN} > V_{DD}$	0	—	2	mA
17				I <sub>IC</sub>	$V_{IN} < V_{SS}$	0	—	-0.2	mA
			Total MCU limit, includes sum of all stressed pins		$V_{IN} > V_{DD}$	0		25	mA
					$V_{IN} < V_{SS}$	0	—	-5	mA

Table 7. DC Characteristics (continued)

Num	С	Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit
13	С	Input Capacitance, all pins	C <sub>In</sub>		—	—	8	pF
14	С	RAM retention voltage	V <sub>RAM</sub>		—	0.6	1.0	V
15	С	POR re-arm voltage <sup>9</sup>	V <sub>POR</sub>		0.9	1.4	2.0	V
16	D	POR re-arm time	t <sub>POR</sub>		10	—	—	μs
17	Ρ	Low-voltage detection threshold — high range V <sub>DD</sub> falling V <sub>DD</sub> rising			3.9 4.0	4.0 4.1	4.1 4.2	v
18	Ρ	Low-voltage detection threshold — low range V <sub>DD</sub> falling V <sub>DD</sub> rising			2.48 2.54	2.56 2.62	2.64 2.70	v
19	Ρ	Low-voltage warning threshold — high range 1 V <sub>DD</sub> falling V <sub>DD</sub> rising			4.5 4.6	4.6 4.7	4.7 4.8	v
20	Ρ	Low-voltage warning threshold — high range 0 V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVW2</sub>		4.2 4.3	4.3 4.4	4.4 4.5	v
21	Ρ	Low-voltage warning threshold low range 1 V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVW1</sub>		2.84 2.90	2.92 2.98	3.00 3.06	v
22	Ρ	Low-voltage warning threshold — low range 0 V <sub>DD</sub> falling V <sub>DD</sub> rising			2.66 2.72	2.74 2.80	2.82 2.88	v
23	Т	Low-voltage inhibit reset/recover hysteresis	V <sub>hys</sub>	5 V		100	_	mV
0.1	_			3 V	—	60		N
24	Р	Bandgap voltage reference at 25°C <sup>10</sup>	V <sub>BG</sub>		1.18	1.202	1.21	V
25	Ρ	Bandgap voltage reference across temperature range <sup>10</sup>	* BG		1.17	_	1.22	V

### Table 7. DC Characteristics (continued)

<sup>1</sup> Typical values are measured at 25°C. Characterized, not tested

<sup>2</sup> DC potential difference.


<sup>3</sup> When keyboard interrupt is configured to detect rising edges, pulldown resistors are used in place of pullup resistors.

<sup>4</sup> The specified resistor value is the actual value internal to the device. The pullup value may measure higher when measured externally on the pin.

- <sup>5</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
- <sup>6</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

- $^7~$  All functional non-supply pins except PTF1/ $\overline{\text{RESET}}$  are internally clamped to  $V_{SS}$  and  $V_{DD}$
- $^{8}$  The PTF1/RESET pin does not have a clamp diode to V\_DD. Do not drive this pin above V\_DD.
- <sup>9</sup> Maximum is highest voltage that POR is guaranteed.

<sup>10</sup> Factory trimmed at  $V_{DD} = 5.0 \text{ V}$ 







Figure 6. Typical V<sub>OL</sub> vs I<sub>OL</sub>, Low Drive Strength (except PTF1/RESET)

Num	С	Parameter	Symbol	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max <sup>2</sup>	Unit
3	С	Run supply current <sup>4</sup> measured at	RI <sub>DD</sub>	5	9.4	10	mA
5	С	(CPU clock = 32 MHz, f <sub>Bus</sub> = 16 MHz)	I UDD	3	9	10	
4	Ρ	Run supply current measured at	RI <sub>DD</sub>	5	14.3	30	mA
-	С	(CPU clock = 51.34 MHz, f <sub>Bus</sub> = 25.67 MHz)	טטיי י	3	13.9	20	
5	Ρ	Run supply current measured at	RI <sub>DD</sub>	5	16	30	mA
Ű	-	(CPU clock = 40 MHz, f <sub>Bus</sub> = 20 MHz)		3	—	_	
6	С	Wait mode supply current measured at (CPU clock = 8 MHz, f <sub>Bus</sub> = 4 MHz) (FEI mode, all modules off)	WI <sub>DD</sub>	5	2.7	_	mA
		Stop3 mode supply current					
	С	-40°C			0.96	_	
	Ρ	25°C			1.3	_	
	С	85°C		5	7.5	25	μΑ
	$P^6$	105°C			37	90	
7	Р	125°C	S3I <sub>DD</sub>		65	150	
	С	-40°C	DD		0.85		
	Ρ	25°C			1.2	_	
	С	85°C		3	6.5	20	μA
	P <sup>6</sup>	105°C			32.7	80	
	Ρ	125°C			58	130	
		Stop2 mode supply current					
	С	-40°C			0.94		
	Ρ	25°C			1.25		
	С	85°C		5	7	25	μA
	$P^6$	105°C			30	65	
8	Ρ	125°C	521		64	120	
	С	-40°C	S2I <sub>DD</sub>		0.83		
	Ρ	25°C			1.1		
	С	85°C		3	6.3	20	μA
	P <sup>6</sup>	105°C			25	55	1
	Р	125°C			57	100	
_	С	RTC adder to stop2 or stop3 <sup>7</sup>	S23I <sub>DDRTC</sub>	5	300	500	nA
9				3	300	500	nA

Table 8. Supply Current Characteristics (continued)






Figure 11. Typical Run  $I_{DD}$  vs. Bus Frequency ( $V_{DD}$  = 3V)




Figure 12. Typical Run  $I_{DD}$  vs. Temperature (V<sub>DD</sub> = 3V, f<sub>bus</sub> = 8MHz)




Figure 13. Typical Stop  $I_{DD}$  vs. Temperature ( $V_{DD}$  = 5V)

Num	С	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit
		Crystal start-up time <sup>4</sup>					
5		Low range, low gain (RANGE = 0, HGO = 0)	t CSTL-LP	—	200	—	
	т	Low range, high gain (RANGE = 0, HGO = 1)	t CSTL-HGO	—	400	_	ms
		High range, low gain (RANGE = 1, HGO = 0) <sup>5</sup>	t CSTH-LP	—	5	—	
		High range, high gain (RANGE = 1, HGO = 1) <sup>4</sup>	t CSTH-HGO	—	20	_	
		Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)					
6	Ŧ	FEE mode <sup>2</sup>	f	0.03125	—	51.34	MHz
6	I	FBE mode <sup>3</sup>	f <sub>extal</sub>	0	—	51.34	MHz
		FBELP mode		0	_	51.34	MHz

#### Table 9. Oscillator Electrical Specifications (continued)


<sup>1</sup> Typical data was characterized at 5.0 V, 25°C or is recommended value.

 $^2$  The input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

<sup>3</sup> The input clock source must be divided using RDIV to less than or equal to 39.0625 kHz.

<sup>4</sup> This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

<sup>5</sup> 4 MHz crystal



## 2.9 Internal Clock Source (ICS) Characteristics

### **Table 10. ICS Frequency Specifications**

Num	С	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1a	Ρ	Average internal reference frequency — factory trimmed (consumer- and industrial-qualified devices) at V <sub>DD</sub> = 5 V and temperature = 25°C	f <sub>int_t</sub>	_	32.768	_	kHz
1b	Ρ	Average internal reference frequency — factory trimmed (automotive-qualified devices) at V <sub>DD</sub> = 5 V and temperature = 25°C	f <sub>int_t</sub>	_	31.25	_	kHz
2	Ρ	Internal reference frequency — user trimmed	f <sub>int_t</sub>	31.25	—	39.06	kHz
3	Т	Internal reference start-up time	t <sub>irefst</sub>	_	60	100	μS




Figure 16. ADC Input Impedance Equivalency Diagram

	100	le 12. 12-bit ADC Charac		REFH - •	DDAD, R	EFL - •S	SAD/		
С	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment	
Т	Supply Current ADLPC=1 ADLSMP=1 ADCO=1		I <sub>DDA</sub>		133		μA		
Т	Supply Current ADLPC=1 ADLSMP=0 ADCO=1		I <sub>DDA</sub>	_	218	_	μA		
Т	Supply Current ADLPC=0 ADLSMP=1 ADCO=1		I <sub>DDA</sub>		327	_	μA		
Т	Supply Current ADLPC=0 ADLSMP=0 ADCO=1		I <sub>DDA</sub>	_	0.582	_	mA		
Ρ		High Speed (ADLPC=0)	f <sub>ADACK</sub>	2	3.3	5	MHz	t <sub>ADACK</sub> =	
	Clock Source	Low Power (ADLPC=1)	1	1.25	2	3.3	1	1/f <sub>ADACK</sub>	

Table 12. 12-bit ADC Characteristics	(V <sub>REFH</sub> =	V <sub>DDAD</sub> ,	V <sub>REFL</sub> =	V <sub>SSAD</sub> )
--------------------------------------	----------------------	---------------------	---------------------	---------------------

## 2.11 Digital to Analog (DAC) Characteristics

- The accuracy at worst case: +/- 1.5% maximum
- The settling time must be less than 100 ns
- When changing the output voltage level, the voltage glitch cannot be completely eliminated

### Table 13. 5-bit DAC Characteristics

Num	С	Characteristic	Symbol	Min	Typical	Max	Unit
2	D	Supply current adder (enabled)	IDDAC	—	_	20	μ <b>A</b>
3	D	DAC reference inputs	Vin	V <sub>SSA</sub>	_	V <sub>DDA</sub>	V
5	D	DAC step size	V <sub>step</sub>	$0.75\times V_{in}\!/32$	V <sub>in</sub> /32	$1.25\times V_{in}\!/32$	V
6	D	DAC voltage range	V <sub>dacout</sub>	V <sub>in</sub> /32	_	V <sub>in</sub>	V

## 2.12 High Speed Comparator (HSCMP) Characteristics

### Table 14. High Speed Comparator Electrical Specifications

Num	С	Characteristic <sup>1</sup>	Symbol	Min	Typical	Мах	Unit
1	D	Supply current, High Speed Mode (EN=1, PMODE=1)	I <sub>DDAHS</sub>	_	200		μA
2	D	Supply current, Low Speed Mode (EN=1, PMODE=0)	I <sub>DDALS</sub>	_	10		μA
3	—	Analog input voltage	V <sub>AIN</sub>	V <sub>SSA</sub>	_	V <sub>DDA</sub>	V
4	Р	Analog input offset voltage	V <sub>AIO</sub>	—	5	40	mV
5	С	Analog Comparator hysteresis	V <sub>H</sub>	3.0	9	20.0	mV
6	Т	Propagation Delay, High Speed Mode (EN=1, PMODE=1)	t <sub>DHS</sub> 2	—	70	120	ns
7	Т	Propagation Delay, Low Speed Mode (EN=1, PMODE=0)	t <sub>DLS</sub> <sup>2</sup>	_	400	600	ns
8	D	Analog comparator initialization delay	t <sub>AINIT</sub>	—	400	—	ns

<sup>1</sup> All timing assumes slew rate control disabled and high drive strength enabled.

<sup>2</sup> Delay from analog input to the CMPxOUT output pin. Measured with an input waveform that switches 30 mV above and below the reference.

## 2.13 Programmable Gain Amplifier (PGA) Characteristics

### Table 15. Programmable Gain Amplifier Electrical Specifications

Num	С	Parameter	Symbol	Min	Typical	Мах	Unit
1	Т	Supply current adder • normal mode (LP=0) • low power mode (LP=1)	I <sub>DDON</sub>		450 250	550 300	uA
2	Т	Supply current adder (stand-by)	IDDAOFF	—	1	10	nA
3	Т	Absolute analog input level	V <sub>IL</sub>	V <sub>SSA</sub>	V <sub>DDA</sub> /2	V <sub>DDA</sub>	V

Num	С	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit
7	D	Keyboard interrupt pulse width Asynchronous path <sup>4</sup> Synchronous path <sup>5</sup>	t <sub>ILIH</sub> , t <sub>IHIL</sub>	100 1.5 x t <sub>cyc</sub>			ns
8	С	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) <sup>6</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		40 75		ns
		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) <sup>6</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		11 35		ns

### Table 16. Control Timing (continued)

<sup>1</sup> Typical values are based on characterization data at  $V_{DD}$  = 5.0V, 25°C unless otherwise stated.

<sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

- <sup>3</sup> To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.
- <sup>4</sup> This is the minimum pulse width that is guaranteed to be recognized as a keyboard interrupt request in stop mode.
- <sup>5</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.
- <sup>6</sup> Timing is shown with respect to 20% V<sub>DD</sub> and 80% V<sub>DD</sub> levels. Temperature range –40°C to 125°C.




Figure 18. KBIxPn Timing

## 2.14.2 FTM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the FTM timer counter. These synchronizers operate from the current ICSOUT clock. The ICSOUT clock period =  $0.5 \times t_{cyc} = 1/(f_{Bus} \times 2)$ .

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TCLK</sub>	0	f <sub>ICSOUT</sub> /4 <sup>1</sup>	Hz
2	D	External clock period	t <sub>TCLK</sub>	2	_	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	0.75	_	t <sub>cyc</sub>

#### Table 17. FTM Input Timing

#### 2.14.4 SPI

Table 19 and Figure 22 through Figure 25 describe the timing requirements for the SPI system.

Num <sup>1</sup>	С	Rating <sup>2</sup>	Symbol	Min	Max	Unit
1	D	Cycle time Master Slave	t <sub>SCK</sub> t <sub>SCK</sub>	2 4	4096 —	t <sub>cyc</sub> t <sub>cyc</sub>
2	D	Enable lead time Master Slave	t <sub>Lead</sub> t <sub>Lead</sub>	 1/2	1/2	t <sub>SCK</sub> t <sub>SCK</sub>
3	D	Enable lag time Master Slave	t <sub>Lag</sub> t <sub>Lag</sub>	 1/2	1/2	t <sub>SCK</sub> t <sub>SCK</sub>
4	D	Clock (SPSCK) high time Master and Slave	t <sub>SCKH</sub>	1/2 t <sub>SCK</sub> – 25	_	ns
5	D	Clock (SPSCK) low time Master and Slave	t <sub>SCKL</sub>	1/2 t <sub>SCK</sub> – 25	_	ns
6	D	Data setup time (inputs) Master Slave	t <sub>SI(M)</sub> t <sub>SI(S)</sub>	30 30		ns ns
7	D	Data hold time (inputs) Master Slave	t <sub>HI(M)</sub> t <sub>HI(S)</sub>	30 30	_	ns ns
8	D	Access time, slave <sup>3</sup>	t <sub>A</sub>	0	40	ns
9	D	Disable time, slave <sup>4</sup>	t <sub>dis</sub>	_	40	ns
10	D	Data setup time (outputs) Master Slave	t <sub>SO</sub> t <sub>SO</sub>		25 25	ns ns
11	D	Data hold time (outputs) Master Slave	t <sub>HO</sub> t <sub>HO</sub>	-10 -10		ns ns
12	D	Operating frequency Master (SPIFE=0) Slave (SPIFE=0) Master (SPIFE=1) Slave (SPIFE=1)	f <sub>op</sub>	f <sub>Bus</sub> /4096 dc f <sub>Bus</sub> /4096 dc	8 <sup>5</sup> f <sub>Bus</sub> /4 5 <sup>6</sup> 5 <sup>6</sup>	MHz MHz MHz

#### **Table 19. SPI Electrical Characteristics**

Refer to Figure 22 through Figure 25.
 All timing is shown with respect to 20% V<sub>DD</sub> and 70% V<sub>DD</sub>, unless noted; 100 pF load on all SPI pins. All timing assumes slew rate control disabled and high drive strength enabled for SPI output pins.


<sup>3</sup> Time to data active from high-impedance state.

<sup>4</sup> Hold time to high-impedance state.

<sup>5</sup> Maximum baud rate must be limited to 8 MHz.

<sup>6</sup> Maximum baud rate must be limited to 5 MHz due to input filter characteristics.

**Electrical Characteristics** 




NOTES:

1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 22. SPI Master Timing (CPHA = 0)



2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.



#### **Ordering Information**

custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East).

The maximum radiated RF emissions of the tested configuration in all orientations are less than or equal to the reported emissions levels.

Parameter	Symbol	Conditions	Frequency	f <sub>OSC</sub> /f <sub>BUS</sub>	Level <sup>1</sup> (Max)	Unit
Radiated emissions, V <sub>RE</sub> electric field			0.15 – 50 MHz	4 MHz crystal 2 MHz bus	3	dBμV
	V <sub>RE_TEM</sub>	V <sub>DD</sub> = 5V TA = +25°C package type 48 LQFP	50 – 150 MHz		8	
			150 – 500 MHz		-4	
			500 – 1000 MHz		-8	
			IEC Level <sup>2</sup>		Ν	_
			SAE Level <sup>3</sup>		1	—

Table 21. Radiated Emissions, Electric Field

<sup>1</sup> Data based on qualification test results. The reported emission level is the value of the maximum emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

 $^2~$  IEC level maximums: N  $\leq$  12 dBµV, L  $\leq$  24 dBµV, I  $\leq$  36 dBµV

 $^3~$  SAE level maximums: 1  $\leq$  10 dBµV, 2  $\leq$  20 dBµV, 3  $\leq$  30 dBµV, 4  $\leq$  40 dBµV

# **3** Ordering Information

This section contains ordering information for MC9S08MP16 and MC9S08MP12 devices.

### Table 22. Device and Package Options


Device Number <sup>1</sup>	Temp Range	Memory		Available Packages <sup>2</sup>		
		Flash	RAM	48-Pin	32-Pin	28-Pin
Consumer and Industrial Qualification						
MC9S08MP16	V	16K	1024	48 LQFP	32 LQFP	28 SOIC
MC9S08MP12	V	12K	512	_	_	28 SOIC
Automotive Qualification						
S9S08MP16	C, V, M	16K	1024	48 LQFP	—	—

<sup>1</sup> See the *MC9S08MP16RM Reference Manual* (MC9S08MP16RM) for a complete description of modules included on each device.

<sup>2</sup> See Table 23 for package information.

## 3.1 Device Numbering Scheme

Example of the device numbering system:



# 4 Package Information

The latest package outline drawings are available on the product summary pages on our web site: http://www.freescale.com/8bit. The following table lists the document numbers per package. Use these numbers in the web page's keyword search engine to find the latest package outline drawings.

### NOTE

The 32 LQFP and 28 SOIC are not qualified to meet automotive requirements.

Table 23. Package	Descriptions
-------------------	--------------

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
48	Low Quad Flat Pack	LQFP	LF	932-03	98ASH00962A
32	Low Quad Flat Pack	LQFP	LC	873A-03	98ASH70029A
28	Small Outline Integrated Circuit	SOIC	WL	751F-05	98ASB42345B

# 5 Related Documentation

Find the most current versions of all documents at http://www.freescale.com.

#### Reference Manual (MC9S08MP16RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

# 6 Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web are the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://www.freescale.com

Table 24 summarizes changes contained in this document.

#### Table 24. Revision History

Rev	Date	Description of Changes	
1	10/15/2009	Initial public revision	
2	08/09/2011	Updated Table 10. Changed the value of row 8 column "C" from to C to P.	

#### How to Reach Us:

Home Page: www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MC9S08MP16 Rev. 2 08/2011 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009-2011. All rights reserved.

