



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	533MHz
Co-Processors/DSP	Security; SEC
RAM Controllers	DDR
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	USB 2.0 + PHY (2)
Voltage - I/O	2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	672-LBGA
Supplier Device Package	672-LBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8347evvajf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

- Address translation units for address mapping between host and peripheral
- Dual address cycle for target
- Internal configuration registers accessible from PCI
- Security engine is optimized to handle all the algorithms associated with IPSec, SSL/TLS, SRTP, IEEE Std. 802.11i[®], iSCSI, and IKE processing. The security engine contains four crypto-channels, a controller, and a set of crypto execution units (EUs):
 - Public key execution unit (PKEU) :
 - RSA and Diffie-Hellman algorithms
 - Programmable field size up to 2048 bits
 - Elliptic curve cryptography
 - F2m and F(p) modes
 - Programmable field size up to 511 bits
 - Data encryption standard (DES) execution unit (DEU)
 - DES and 3DES algorithms
 - Two key (K1, K2) or three key (K1, K2, K3) for 3DES
 - ECB and CBC modes for both DES and 3DES
 - Advanced encryption standard unit (AESU)
 - Implements the Rijndael symmetric-key cipher
 - Key lengths of 128, 192, and 256 bits
 - ECB, CBC, CCM, and counter (CTR) modes
 - XOR parity generation accelerator for RAID applications
 - ARC four execution unit (AFEU)
 - Stream cipher compatible with the RC4 algorithm
 - 40- to 128-bit programmable key
 - Message digest execution unit (MDEU)
 - SHA with 160-, 224-, or 256-bit message digest
 - MD5 with 128-bit message digest
 - HMAC with either algorithm
 - Random number generator (RNG)
 - Four crypto-channels, each supporting multi-command descriptor chains
 - Static and/or dynamic assignment of crypto-execution units through an integrated controller
 - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
- Universal serial bus (USB) dual role controller
 - USB on-the-go mode with both device and host functionality
 - Complies with USB specification Rev. 2.0
 - Can operate as a stand-alone USB device
 - One upstream facing port
 - Six programmable USB endpoints





- Can operate as a stand-alone USB host controller
 - USB root hub with one downstream-facing port
 - Enhanced host controller interface (EHCI) compatible
 - High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations
- External PHY with UTMI, serial and UTMI+ low-pin interface (ULPI)
- Universal serial bus (USB) multi-port host controller
 - Can operate as a stand-alone USB host controller
 - USB root hub with one or two downstream-facing ports
 - Enhanced host controller interface (EHCI) compatible
 - Complies with USB Specification Rev. 2.0
 - High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations
 - Direct connection to a high-speed device without an external hub
 - External PHY with serial and low-pin count (ULPI) interfaces
- Local bus controller (LBC)
 - Multiplexed 32-bit address and data operating at up to 133 MHz
 - Eight chip selects for eight external slaves
 - Up to eight-beat burst transfers
 - 32-, 16-, and 8-bit port sizes controlled by an on-chip memory controller
 - Three protocol engines on a per chip select basis:
 - General-purpose chip select machine (GPCM)
 - Three user-programmable machines (UPMs)
 - Dedicated single data rate SDRAM controller
 - Parity support
 - Default boot ROM chip select with configurable bus width (8-, 16-, or 32-bit)
- Programmable interrupt controller (PIC)
 - Functional and programming compatibility with the MPC8260 interrupt controller
 - Support for 8 external and 35 internal discrete interrupt sources
 - Support for 1 external (optional) and 7 internal machine checkstop interrupt sources
 - Programmable highest priority request
 - Four groups of interrupts with programmable priority
 - External and internal interrupts directed to host processor
 - Redirects interrupts to external INTA pin in core disable mode.
 - Unique vector number for each interrupt source
- Dual industry-standard I²C interfaces
 - Two-wire interface
 - Multiple master support
 - Master or slave I²C mode support



Table 19 provides the input AC timing specifications for the DDR SDRAM interface.

Table 19. DDR and DDR2 SDRAM Input AC Timing Specifications

At recommended operating conditions with GV_{DD} of (1.8 or 2.5 V) ± 5%.

Parameter	Symbol	Min	Max	Unit	Notes
Controller Skew for MDQS—MDQ/MECC/MDM	t _{CISKEW}			ps	1, 2
400 MHz		-600	600		3
333 MHz		-750	750		—
266 MHz		-750	750		—
200 MHz		-750	750		

Notes:

1. t_{CISKEW} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that will be captured with MDQS[n]. This should be subtracted from the total timing budget.

- The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t_{DISKEW}. This can be determined by the equation: t_{DISKEW} = ± (T/4 – abs (t_{CISKEW})); where T is the clock period and abs (t_{CISKEW}) is the absolute value of t_{CISKEW}.
- 3. This specification applies only to the DDR interface.

Figure 5 illustrates the DDR input timing diagram showing the t_{DISKEW} timing parameter.




Figure 5. DDR Input Timing Diagram



8.2.1.1 GMII Transmit AC Timing Specifications

Table 25 provides the GMII transmit AC timing specifications.

Table 25. GMII Transmit AC Timing Specifications

At recommended operating conditions with LV_{DD}/OV_{DD} of 3.3 V ± 10%.

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit
GTX_CLK clock period	t _{GTX}	_	8.0	_	ns
GTX_CLK duty cycle	t _{GTXH} /t _{GTX}	43.75		56.25	%
GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay	t _{GTKHDX}	0.5		5.0	ns
GTX_CLK clock rise time (20%-80%)	t _{GTXR}	_		1.0	ns
GTX_CLK clock fall time (80%–20%)	t _{GTXF}	_		1.0	ns

Notes:

1. The symbols for timing specifications follow the pattern t_{(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{GTKHDV} symbolizes GMII transmit timing (GT) with respect to the t_{GTX} clock reference (K) going to the high state (H) relative to the time date input signals (D) reaching the valid state (V) to state or setup time. Also, t_{GTKHDX} symbolizes GMII transmit timing (GT) with respect to the high state (H) relative to the time date input signals (D) reaching the valid state (V) going to the high state (H) relative to the time date input signals (D) or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t_{GTX} represents the GMII(G) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}}

Figure 9 shows the GMII transmit AC timing diagram.




Figure 9. GMII Transmit AC Timing Diagram

8.2.1.2 GMII Receive AC Timing Specifications

Table 26 provides the GMII receive AC timing specifications.

Table 26. GMII Receive AC Timing Specifications

At recommended operating conditions with LV_{DD}/OV_{DD} of 3.3 V ± 10%.

Parameter/Condition	Symbol ¹	Min	Тур	Мах	Unit
RX_CLK clock period	t _{GRX}	_	8.0	_	ns
RX_CLK duty cycle	t _{GRXH} /t _{GRX}	40	_	60	%
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK	t _{GRDVKH}	2.0	_	_	ns
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK	t _{GRDXKH}	0.5	_	_	ns

Parameter	Symbol ¹	Min	Max	Unit	Notes
Local bus cycle time	t _{LBK}	15	—	ns	2
Input setup to local bus clock	t _{LBIVKH}	7	—	ns	3, 4
Input hold from local bus clock	t _{LBIXKH}	1.0	—	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	t _{LBOTOT1}	1.5	—	ns	5
LALE output fall to LAD output transition (LATCH hold time)	t _{LBOTOT2}	3	—	ns	6
LALE output fall to LAD output transition (LATCH hold time)	t _{LBOTOT3}	2.5	—	ns	7
Local bus clock to output valid	t _{LBKLOV}	—	3	ns	3
Local bus clock to output high impedance for LAD/LDP	t _{LBKHOZ}	—	4	ns	8

Table 39. Local Bus General Timing Parameters—DLL Bypass⁹

Notes:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{LBIXKH1} symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one (1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
</sub>

- 2. All timings are in reference to the falling edge of LCLK0 (for all outputs and for LGTA and LUPWAIT inputs) or the rising edge of LCLK0 (for all other inputs).
- 3. All signals are measured from $OV_{DD}/2$ of the rising/falling edge of LCLK0 to $0.4 \times OV_{DD}$ of the signal in question for 3.3 V signaling levels.
- 4. Input timings are measured at the pin.
- 5. t_{LBOTOT1} should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
- 6. t_{LBOTOT2} should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.the
- 7. t_{LBOTOT3} should be used when RCWH[LALE] is not set and when the load on the LALE output pin equals to the load on the LAD output pins.
- 8. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 9. DLL bypass mode is not recommended for use at frequencies above 66 MHz.

Figure 20 provides the AC test load for the local bus.




Figure 20. Local Bus C Test Load



Figure 21 through Figure 26 show the local bus signals.




Figure 21. Local Bus Signals, Nonspecial Signals Only (DLL Enabled)




Figure 22. Local Bus Signals, Nonspecial Signals Only (DLL Bypass Mode)



Local Bus




Figure 23. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Enabled)




Figure 24. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Bypass Mode)



JTAG

Table 41. JTAG AC Timing Specifications (Independent of CLKIN)¹ (continued)

At recommended operating conditions (see Table 2).

Parameter	Symbol ²	Min	Мах	Unit	Notes
JTAG external clock to output high impedance: Boundary-scan data TDO	t _{jtkldz} t _{jtkloz}	2 2	19 9	ns	5, 6

Notes:

1. All outputs are measured from the midpoint voltage of the falling/rising edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50 Ω load (see Figure 18). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

2. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}

3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.

4. Non-JTAG signal input timing with respect to t_{TCLK}.

5. Non-JTAG signal output timing with respect to t_{TCLK}.

6. Guaranteed by design and characterization.

Figure 27 provides the AC test load for TDO and the boundary-scan outputs of the MPC8347EA.




Figure 27. AC Test Load for the JTAG Interface

Figure 28 provides the JTAG clock input timing diagram.





Figure 28. JTAG Clock Input Timing Diagram

Figure 29 provides the $\overline{\text{TRST}}$ timing diagram.





Parameter	Symbol	Condition	Min	Мах	Unit
Input current	I _{IN}	_	_	±5	μA
Output high voltage	V _{OH}	I _{OH} = -8.0 mA	2.4	_	V
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	_	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V

Table 53. SPI DC Electrical Characteristics (continued)

17.2 SPI AC Timing Specifications

Table 54 provides the SPI input and output AC timing specifications.

Table 34. SFT AC TIMING Specifications	Table 54.	SPI AC	Timing	Specifications ¹
--	-----------	--------	--------	-----------------------------

Parameter	Symbol ²	Min	Мах	Unit
SPI outputs valid—Master mode (internal clock) delay	t _{NIKHOV}	—	6	ns
SPI outputs hold—Master mode (internal clock) delay	t _{NIKHOX}	0.5	—	ns
SPI outputs valid—Slave mode (external clock) delay	t _{NEKHOV}	—	8	ns
SPI outputs hold—Slave mode (external clock) delay	t _{NEKHOX}	2	—	ns
SPI inputs—Master mode (internal clock input setup time	t _{NIIVKH}	4	—	ns
SPI inputs—Master mode (internal clock input hold time	t _{NIIXKH}	0	_	ns
SPI inputs—Slave mode (external clock) input setup time	t _{NEIVKH}	4	_	ns
SPI inputs—Slave mode (external clock) input hold time	t _{NEIXKH}	2	—	ns

Notes:

1. Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal. Timings are measured at the pin.

The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{NIKHOX} symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).

Figure 37 provides the AC test load for the SPI.




Figure 37. SPI AC Test Load



Pitch Module height (typical) Solder balls


Ball diameter (typical)

1.00 mm 1.46 mm 62 Sn/36 Pb/2 Ag (ZU package) 96.5 Sn/3.5Ag (VV package) 0.64 mm



18.2 Mechanical Dimensions for the MPC8347EA TBGA

Figure 40 shows the mechanical dimensions and bottom surface nomenclature for the MPC8347EA, 672-TBGA package.



Notes:

- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M-1994.
- 3. Maximum solder ball diameter measured parallel to datum A.
- 4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
- 5. Parallelism measurement must exclude any effect of mark on top surface of package.

Figure 40. Mechanical Dimensions and Bottom Surface Nomenclature for the MPC8347EA TBGA



Package and Pin Listings

Table 55. MPC8347EA	(TBGA) Pinout Listing	(continued)
	(100/	/ i moat Eloting	(oonalaa)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LALE	AK24	0	OV _{DD}	—
LGPL0/LSDA10/cfg_reset_source0	AP27	I/O	OV _{DD}	—
LGPL1/LSDWE/cfg_reset_source1	AL25	I/O	OV _{DD}	_
LGPL2/LSDRAS/LOE	AJ24	0	OV _{DD}	_
LGPL3/LSDCAS/cfg_reset_source2	AN27	I/O	OV _{DD}	_
LGPL4/LGTA/LUPWAIT/LPBSE	AP28	I/O	OV _{DD}	13
LGPL5/cfg_clkin_div	AL26	I/O	OV _{DD}	—
LCKE	AM27	0	OV _{DD}	_
LCLK[0:2]	AN28, AK26, AP29	0	OV _{DD}	—
LSYNC_OUT	AM12	0	OV _{DD}	—
LSYNC_IN	AJ10	I	OV _{DD}	—
G	eneral Purpose I/O Timers			
GPIO1[0]/DMA_DREQ0/GTM1_TIN1/ GTM2_TIN2	F24	I/O	OV _{DD}	—
GPIO1[1]/DMA_DACK0/GTM1_TGATE1/ GTM2_TGATE2	E24	I/O	OV _{DD}	—
GPIO1[2]/DMA_DDONE0/GTM1_TOUT1	B25	I/O	OV _{DD}	—
GPIO1[3]/DMA_DREQ1/GTM1_TIN2/ GTM2_TIN1	D24	I/O	OV _{DD}	—
GPIO1[4]/DMA_DACK1/GTM1_TGATE2/ GTM2_TGATE1	A25	I/O	OV _{DD}	—
GPIO1[5]/DMA_DDONE1/GTM1_TOUT2/ GTM2_TOUT1	B24	I/O	OV _{DD}	—
GPIO1[6]/DMA_DREQ2/GTM1_TIN3/ GTM2_TIN4	A24	I/O	OV _{DD}	—
GPIO1[7]/DMA_DACK2/GTM1_TGATE3/ GTM2_TGATE4	D23	I/O	OV _{DD}	—
GPIO1[8]/DMA_DDONE2/GTM1_TOUT3	B23	I/O	OV _{DD}	—
GPIO1[9]/DMA_DREQ3/GTM1_TIN4/ GTM2_TIN3	A23	I/O	OV _{DD}	—
GPIO1[10]/DMA_DACK3/GTM1_TGATE4/ GTM2_TGATE3	F22	I/O	OV _{DD}	—
GPIO1[11]/DMA_DDONE3/GTM1_TOUT4/ GTM2_TOUT3	E22	I/O	OV _{DD}	—
	USB Port 1	I	1	1
MPH1_D0_ENABLEN/DR_D0_ENABLEN	A26	I/O	OV _{DD}	_
MPH1_D1_SER_TXD/DR_D1_SER_TXD	B26	I/O	OV _{DD}	—
MPH1_D2_VMO_SE0/DR_D2_VMO_SE0	D25	I/O	OV _{DD}	



Signal	Package Pin Number	Pin Type	Power Supply	Notes
GV _{DD}	A2, E2, G5, G6, J5, K4, K5, L4, N4, P5, R6, T6, U5, V1, W5, Y5, AA4, AB3, AC4, AD5, AF3, AG5, AH2, AH5, AH6, AJ6, AK6, AK8, AK9, AL6	Power for DDR DRAM I/O voltage (2.5 V)	GV _{DD}	
LV _{DD} 1	C9, D11	Power for three-speed Ethernet #1 and for Ethernet management interface I/O (2.5 V, 3.3 V)	LV _{DD} 1	
LV _{DD} 2	C6, D9	Power for three-speed Ethernet #2 I/O (2.5 V, 3.3 V)	LV _{DD} 2	
V _{DD}	E19, E29, F7, F9, F11,F13, F15, F17, F18, F21, F23, F25, F29, H29, J6, K29, M29, N6, P29, T29, U30, V6, V29, W29, AB29, AC5, AD29, AF6, AF29, AH29, AJ8, AJ12, AJ14, AJ16, AJ18, AJ20, AJ21, AJ23, AJ25, AJ26, AJ27, AJ28, AJ29, AK10	Power for core (1.2 V nominal, 1.3 V for 667 MHz)	V _{DD}	_
OV _{DD}	B22, B28, C16, C17, C24, C26, D13, D15, D19, D29, E31, F28, G33, H30, L29, L32, N32, P31, R31, U32, W31, Y29, AA29, AC30, AE31, AF30, AG29, AJ17, AJ30, AK11, AL15, AL19, AL21, AL29, AL30, AM20, AM23, AM24, AM26, AM28, AN11, AN13	PCI, 10/100 Ethernet, and other standard (3.3 V)	OV _{DD}	
MVREF1	МЗ	I	DDR reference voltage	_
MVREF2	AD2	I	DDR reference voltage	

Table 55. MPC8347EA (TBGA) Pinout Listing (continued)



Signal	Package Pin Number	Pin Type	Power Supply	Notes
	I ² C interface		-	
IIC1_SDA	E5	I/O	OV _{DD}	2
IIC1_SCL	A6	I/O	OV _{DD}	2
IIC2_SDA	B6	I/O	OV _{DD}	2
IIC2_SCL	E7	I/O	OV _{DD}	2
	SPI		•	
SPIMOSI/LCS[6]	D7	I/O	OV _{DD}	_
SPIMISO/LCS[7]	C7	I/O	OV _{DD}	—
SPICLK	B7	I/O	OV _{DD}	—
SPISEL	A7	I	OV _{DD}	—
	Clocks		1	
PCI_CLK_OUT[0:2]	Y1, W3, W2	0	OV _{DD}	_
PCI_CLK_OUT[3]/LCS[6]	W1	0	OV _{DD}	—
PCI_CLK_OUT[4]/LCS[7]	V3	0	OV _{DD}	—
PCI_SYNC_IN/PCI_CLOCK	U4	I	OV _{DD}	—
PCI_SYNC_OUT	U5	0	OV _{DD}	3
RTC/PIT_CLOCK	E9	I	OV _{DD}	—
CLKIN	W5	I	OV _{DD}	—
	JTAG		•	
ТСК	H27	I	OV _{DD}	_
TDI	H28	I	OV _{DD}	4
TDO	M24	0	OV _{DD}	3
TMS	J27	I	OV _{DD}	4
TRST	K26	I	OV _{DD}	4
	Test			
TEST	F28	I	OV _{DD}	6
TEST_SEL	Т3	I	OV _{DD}	6
	РМС			
QUIESCE	K27	0	OV _{DD}	—
	System Control			
PORESET	K28	I	OV _{DD}	—
HRESET	M25	I/O	OV _{DD}	1
SRESET	L27	I/O	OV _{DD}	2



Signal	Package Pin Number	Pin Type	Power Supply	Notes
LV _{DD} 1	U20, W25	Power for three-speed Ethernet #1 and for Ethernet management interface I/O (2.5 V, 3.3 V)	LV _{DD} 1	_
LV _{DD} 2	V20, Y23	Power for three-speed Ethernet #2 I/O (2.5 V, 3.3 V)	LV _{DD} 2	—
V _{DD}	J11, J12, J15, K10, K11, K12, K13, K14, K15, K16, K17, K18, K19, L10, L11, L18, L19, M10, M19, N10, N19, P9, P10, P19, R10, R19, R20, T10, T19, U10, U19, V10, V11, V18, V19, W11, W12, W13, W14, W15, W16, W17, W18	Power for core (1.2 V)	V _{DD}	_
OV _{DD}	B27, D3, D11, D19, E15, E23, F5, F8, F11, F14, F17, F20, G24, H23, H24, J6, J14, J17, J18, K4, L9, L20, L23, L25, M6, M9, M20, P5, P20, P23, R6, R9, R24, U23, V4, V6	PCI, 10/100 Ethernet, and other standard (3.3 V)	OV _{DD}	—
MVREF1	AF19	I	DDR reference voltage	—
MVREF2	AE10	I	DDR reference voltage	—
	No Connection			
NC	V1, V2, V5	_	_	_

Table 56. MPC8347EA (PBGA) Pinout Listing (continued)

Notes:

1. This pin is an open-drain signal. A weak pull-up resistor (1 k Ω) should be placed on this pin to OV_{DD}.

- 2. This pin is an open-drain signal. A weak pull-up resistor (2-10 kΩ) should be placed on this pin to OV_{DD}.
- 3. During reset, this output is actively driven rather than three-stated.
- 4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
- 5. This pin should have a weak pull-up if the chip is in PCI host mode. Follow the PCI specifications.

6. This pin must always be tied to GND.

- 7. This pin must always be left not connected.
- 8. Thermal sensitive resistor.

9. It is recommended that MDIC0 be tied to GRD using an 18 Ω resistor and MDIC1 be tied to DDR power using an 18 Ω resistor.

- 10.TSEC1_TXD[3] is required an external pull-up resistor. For proper functionality of the device, this pin must be pulled up or actively driven high during a hard reset. No external pull-down resistors are allowed to be attached to this net.
- 11. A weak pull-up resistor (2–10 k Ω) should be placed on this pin to LV_{DD1}.
- 12. For systems that boot from local bus (GPCM)-controlled NOR flash, a pullup on LGPL4 is required.



19 Clocking

Figure 42 shows the internal distribution of the clocks.




Figure 42. MPC8347EA Clock Subsystem

The primary clock source can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode. When the MPC8347EA is configured as a PCI host device, CLKIN is its primary input clock. CLKIN feeds the PCI clock divider (÷2) and the multiplexors for PCI_SYNC_OUT and PCI_CLK_OUT. The CFG_CLKIN_DIV configuration input selects whether CLKIN or CLKIN/2 is driven out on the PCI_SYNC_OUT signal. The OCCR[PCICD*n*] parameters select whether CLKIN or CLKIN/2 is driven out on the PCI_CLK_OUT signals.

PCI_SYNC_OUT is connected externally to PCI_SYNC_IN to allow the internal clock subsystem to synchronize to the system PCI clocks. PCI_SYNC_OUT must be connected properly to PCI_SYNC_IN, with equal delay to all PCI agent devices in the system, to allow the MPC8347EA to function. When the device is configured as a PCI agent device, PCI_CLK is the primary input clock and the CLKIN signal should be tied to GND.



As shown in Figure 42, the primary clock input (frequency) is multiplied up by the system phase-locked loop (PLL) and the clock unit to create the coherent system bus clock (csb_clk), the internal clock for the DDR controller (ddr_clk), and the internal clock for the local bus interface unit ($lbiu_clk$).

The *csb_clk* frequency is derived from a complex set of factors that can be simplified into the following equation:

 $csb_clk = \{PCI_SYNC_IN \times (1 + CFG_CLKIN_DIV)\} \times SPMF$

In PCI host mode, PCI_SYNC_IN \times (1 + CFG_CLKIN_DIV) is the CLKIN frequency.

The *csb_clk* serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies the *csb_clk* frequency to create the internal clock for the e300 core (*core_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL), which is loaded at power-on reset or by one of the hard-coded reset options. See the chapter on reset, clocking, and initialization in the *MPC8349EA Reference Manual* for more information on the clock subsystem.

The internal *ddr_clk* frequency is determined by the following equation:

 $ddr_clk = csb_clk \times (1 + RCWL[DDRCM])$

 ddr_clk is not the external memory bus frequency; ddr_clk passes through the DDR clock divider (÷2) to create the differential DDR memory bus clock outputs (MCK and MCK). However, the data rate is the same frequency as ddr_clk .

The internal *lbiu_clk* frequency is determined by the following equation:

 $lbiu_clk = csb_clk \times (1 + \text{RCWL[LBIUCM]})$

lbiu_clk is not the external local bus frequency; *lbiu_clk* passes through the LBIU clock divider to create the external local bus clock outputs (LSYNC_OUT and LCLK[0:2]). The LBIU clock divider ratio is controlled by LCCR[CLKDIV].

In addition, some of the internal units may have to be shut off or operate at lower frequency than the *csb_clk* frequency. Those units have a default clock ratio that can be configured by a memory-mapped register after the device exits reset. Table 57 specifies which units have a configurable clock frequency.

Unit	Default Frequency	Options
TSEC1	csb_clk/3	Off, csb_clk, csb_clk/2, csb_clk/3
TSEC2, I ² C1	csb_clk/3	Off, csb_clk, csb_clk/2, csb_clk/3
Security core	csb_clk/3	Off, csb_clk, csb_clk/2, csb_clk/3
USB DR, USB MPH	csb_clk/3	Off, csb_clk, csb_clk/2, <i>csb_clk/3</i>
PCI and DMA complex	csb_clk	Off, csb_clk

Table 57	. Configurable	Clock Units
----------	----------------	-------------

Table 58 provides the operating frequencies for the MPC8347EA TBGA under recommended operating conditions (see Table 2). All frequency combinations shown in the table below may not be available. Maximum operating frequencies depend on the part ordered, see Section 22.1, "Part Numbers Fully



- ³ The DDR data rate is 2× the DDR memory bus frequency.
- ⁴ The local bus frequency is ½, ¼, or 1/8 of the *lbiu_clk* frequency (depending on LCCR[CLKDIV]) which is in turn 1× or 2× the *csb_clk* frequency (depending on RCWL[LBIUCM]).

19.1 System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. Table 60 shows the multiplication factor encodings for the system PLL.

RCWL[SPMF]	System PLL Multiplication Factor
0000	× 16
0001	Reserved
0010	× 2
0011	× 3
0100	× 4
0101	× 5
0110	× 6
0111	× 7
1000	× 8
1001	× 9
1010	× 10
1011	× 11
1100	× 12
1101	× 13
1110	× 14
1111	× 15

 Table 60. System PLL Multiplication Factors

As described in Section 19, "Clocking," the LBIUCM, DDRCM, and SPMF parameters in the reset configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the primary clock input (CLKIN or PCI_CLK) and the internal coherent system bus clock (*csb_clk*). Table 61

CFG_CLKIN_DIV at Reset ¹ SPMF csb_clk : Input Clock Ratio ² 16.67 25 33.33 66.67 Low 0010 2 : 1				Input Clock Frequency (MHz) ²			
Low 0010 2:1 133 Low 0011 3:1 100 200 Low 0100 4:1 100 133 266 Low 0101 5:1 100 133 266 Low 0101 5:1 100 133 266 Low 0110 6:1 100 150 200 Low 0111 7:1 116 175 233 Low 0101 9:1 150 225 300 Low 1001 10:1 166 250 333 Low 1010 11:1 183 275 Low 1101 13:1 216 325 Low 1101 13:1 216 325 Low 1111 15:1 250 200 Low 1101 14:1 233 266 High 0010 4:1 100 133 266	CFG_CLKIN_DIV at Reset ¹	SPMF	<i>csb_clk</i> : Input Clock Ratio ²	16.67	25	33.33	66.67
Low 0011 $3:1$ 100 200 Low 0100 4:1 100 133 266 Low 0101 5:1 125 166 333 Low 0110 6:1 100 150 200 Low 0111 7:1 116 175 233 Low 0111 7:1 116 175 233 Low 1000 8:1 133 200 266 Low 1001 9:1 150 225 300 Low 1010 10:1 166 250 333 Low 1011 11:1 183 275 Low 1100 12:1 200 300 Low 1101 14:1 233 200 Low 1111 15:1 250 200 Low 1111 15:1 266 200 High 0010 4:1 100 133					<i>csb_clk</i> Freq	uency (MHz)	
$ \begin{array}{ c c c c c } \hline \mbox{log} & 0100 & 4:1 & 100 & 133 & 266 \\ \hline \mbox{low} & 0101 & 5:1 & 125 & 166 & 333 \\ \hline \mbox{low} & 0110 & 6:1 & 100 & 150 & 200 \\ \hline \mbox{low} & 0111 & 7:1 & 116 & 175 & 233 & 100 & 1001 & 9:1 & 133 & 200 & 266 & 100 & 1001 & 9:1 & 150 & 225 & 300 & 1000 & 10:1 & 166 & 250 & 333 & 100 & 1010 & 10:1 & 166 & 250 & 333 & 100 & 1011 & 11:1 & 183 & 275 & 1000 & 1011 & 11:1 & 183 & 275 & 1000 & 1100 & 12:1 & 200 & 300 & 12:1 & 200 & 300 & 12:1 & 200 & 300 & 1000 & 12:1 & 250 & 1000 & 16:1 & 250 & 1110 & 14:1 & 233 & 1000 & 16:1 & 266 & 1100 & 1111 & 15:1 & 250 & 1000 & 16:1 & 266 & 1100 & 133 & 266 & 1100 & 133 & 266 & 1100 & 133 & 266 & 1100 & 131 & 100 & 133 & 266 & 1100 & 16:1 & 1000 & 133 & 266 & 1100 & 16:1 & 1000 & 133 & 266 & 1100 & 1000 & 8:1 & 133 & 200 & 266 & 1100 & 1000 & 8:1 & 133 & 200 & 266 & 1100 & 1001 & 10:1 & 166 & 250 & 333 & 1000 & 1100 & 10000 & 1000 & 10000 & 10000 & 10000 & 10000 & 10000 & 10000 & 10000 $	Low	0010	2:1				133
Low O101 5:1 125 166 333 Low 0110 6:1 100 150 200 Low 0111 7:1 116 175 233 Low 0111 7:1 116 175 233 Low 1000 8:1 133 200 266 Low 1001 9:1 150 225 300 Low 1010 10:1 166 250 333 Low 1011 11:1 183 275 300 Low 1100 12:1 200 300 300 Low 1101 13:1 216 325 Low 1110 14:1 233 200 133 266 High 0010 4:1 100 133 266 High 0101 6:1 100 150 200 High 0101 8:1 133 200 266	Low	0011	3 : 1			100	200
Low 0110 6:1 100 150 200 Low 0111 7:1 116 175 233 Low 1000 8:1 133 200 266 Low 1001 9:1 150 225 300 Low 1010 10:1 166 250 333 Low 1010 11:1 183 275 Low 1100 12:1 200 300 Low 1101 13:1 216 325 Low 1101 14:1 233 Low 1111 15:1 250 Low 1101 14:1 233 Low 1111 15:1 250 Low 0000 16:1 266 High 0010 4:1 100 133 266 High 0011 6:1 100 150 200 High 0101 10:1 166 250	Low	0100	4 : 1		100	133	266
Low 0111 7:1 116 175 233 Low 1000 8:1 133 200 266 Low 1001 9:1 150 225 300 Low 1010 10:1 166 250 333 Low 1010 11:1 183 275 300 Low 1010 12:1 200 300 300 Low 1100 12:1 200 300 300 Low 1101 13:1 216 325 325 Low 1110 14:1 233 200 300 Low 1110 14:1 233 200 266 High 0010 4:1 266 333 266 High 0011 6:1 100 133 266 High 0010 8:1 133 200 266 High 0101 10:1 166 250 333 <td>Low</td> <td>0101</td> <td>5 : 1</td> <td></td> <td>125</td> <td>166</td> <td>333</td>	Low	0101	5 : 1		125	166	333
Low 1000 8:1 133 200 266 Low 1001 9:1 150 225 300 Low 1010 10:1 166 250 333 Low 1011 11:1 183 275 Low 1100 12:1 200 300 Low 1101 13:1 216 325 Low 1101 14:1 233 250 Low 1111 15:1 250 325 Low 0100 16:1 266 250 High 0010 4:1 216 225 High 0011 6:1 266 266 High 0011 6:1 100 133 266 High 0101 8:1 133 200 266 High 0101 8:1 133 200 266 High 0101 10:1 166 250 333	Low	0110	6 : 1	100	150	200	
Low 1001 9:1 150 225 300 Low 1010 10:1 166 250 333 Low 1011 11:1 183 275 Low 1100 12:1 200 300 Low 1100 12:1 200 300 Low 1101 13:1 216 325 Low 1110 14:1 233 275 Low 1111 15:1 250 250 Low 0000 16:1 266 250 High 0010 4:1 100 133 266 High 0011 6:1 100 150 200 High 0100 8:1 133 200 266 High 0101 10:1 166 250 333	Low	0111	7 : 1	116	175	233	
Low 1010 10:1 166 250 333 Low 1011 11:1 183 275 Low 1100 12:1 200 300 Low 1101 13:1 216 325 Low 1110 14:1 233 275 Low 1110 14:1 233 205 Low 1111 15:1 250 325 Low 1111 15:1 250 325 Low 0000 16:1 266 325 High 0010 4:1 100 133 266 High 0011 6:1 100 150 200 High 0100 8:1 133 200 266 High 0101 10:1 166 250 333	Low	1000	8 : 1	133	200	266	
Low 1011 11:1 183 275 Low 1100 12:1 200 300 Low 1101 13:1 216 325 Low 1110 14:1 233 Low 1111 15:1 250 Low 1111 15:1 266 High 0010 4:1 100 133 266 High 0101 6:1 100 150 200 High 0100 8:1 133 200 266 High 0101 10:1 166 250 333	Low	1001	9 : 1	150	225	300	
Low110012:1200300Low110113:1216325Low111014:1233Low111115:1250Low000016:1266High00104:1100133266High01016:1100150200High01008:1133200266High010110:1166250333	Low	1010	10 : 1	166	250	333	
Low110113:1216325Low111014:1233Low111115:1250Low000016:1266High00104:1100133High00116:1100150200High01008:1133266High010110:1166250333	Low	1011	11 : 1	183	275		1
Low 1110 14:1 233 Low 1111 15:1 250 Low 0000 16:1 266 High 0010 4:1 100 133 266 High 0011 6:1 100 150 200 High 0100 8:1 133 200 266 High 0101 10:1 166 250 333	Low	1100	12 : 1	200	300	•	
Low 1111 15:1 250 Low 0000 16:1 266 High 0010 4:1 100 133 266 High 0011 6:1 100 150 200 High 0100 8:1 133 266 High 0101 10:1 166 250 333	Low	1101	13 : 1	216	325	•	
Low 0000 16:1 266 High 0010 4:1 100 133 266 High 0011 6:1 100 150 200 High 0100 8:1 133 266 High 0101 10:1 166 250 333	Low	1110	14 : 1	233		1	
High 0010 4 : 1 100 133 266 High 0011 6 : 1 100 150 200 High 0100 8 : 1 133 266 High 0100 8 : 1 133 200 266 High 0101 10 : 1 166 250 333	Low	1111	15 : 1	250			
High 0011 6 : 1 100 150 200 High 0100 8 : 1 133 200 266 High 0101 10 : 1 166 250 333	Low	0000	16 : 1	266			
High 0100 8 : 1 133 200 266 High 0101 10 : 1 166 250 333	High	0010	4 : 1		100	133	266
High 0101 10 : 1 166 250 333	High	0011	6 : 1	100	150	200	
	High	0100	8 : 1	133	200	266	
High 0110 12:1 200 300	High	0101	10 : 1	166	250	333	
	High	0110	12 : 1	200	300		J
High 0111 14:1 233	High	0111	14 : 1	233			
High 1000 16:1 266	High	1000	16 : 1	266	1		

Table 62. CSB Frequency Options for Agent Mode

¹ CFG_CLKIN_DIV doubles csb_clk if set high.

² CLKIN is the input clock in host mode; PCI_CLK is the input clock in agent mode.

DDR2 memory may be used at 133 MHz provided that the memory components are specified for operation at this frequency.

19.2 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb_clk*) and the e300 core clock (*core_clk*). Table 63 shows the encodings for RCWL[COREPLL]. COREPLL values that are not listed in Table 63 should be considered as reserved.

NOTE

Core VCO frequency = core frequency \times VCO divider



Thermal

	RC	WL	400) MHz Dev	ice	533 MHz Device 667 MHz Devic		ice			
Ref No. ¹	SPMF	CORE PLL	Input Clock Freq (MHz) ²	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) ²	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) ²	CSB Freq (MHz)	Core Freq (MHz)
306	0011	0000110				_		66	200	600	
405	0100	0000101	_			_		66	266	667	
504	0101	0000100	—		—		66	333	667		

Table 64. Suggested PLL Configurations (continued)

¹ The PLL configuration reference number is the hexadecimal representation of RCWL, bits 4–15 associated with the SPMF and COREPLL settings given in the table.

² The input clock is CLKIN for PCI host mode or PCI_CLK for PCI agent mode.

20 Thermal

This section describes the thermal specifications of the MPC8347EA.

20.1 Thermal Characteristics

Table 65 provides the package thermal characteristics for the 67235×35 mm TBGA of the MPC8347EA.

Table 65. Package Thermal	Characteristics for TBGA
---------------------------	--------------------------

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection on single-layer board (1s)	$R_{ ext{ heta}JA}$	14	°C/W	1, 2
Junction-to-ambient natural convection on four-layer board (2s2p)	$R_{ ext{ heta}JMA}$	11	°C/W	1, 3
Junction-to-ambient (at 200 ft/min) on single-layer board (1s)	$R_{ ext{ heta}JMA}$	11	°C/W	1, 3
Junction-to-ambient (at 200 ft/min) on four-layer board (2s2p)	$R_{ ext{ heta}JMA}$	8	°C/W	1, 3
Junction-to-ambient (at 2 m/s) on single-layer board (1s)	$R_{ ext{ heta}JMA}$	9	°C/W	1, 3
Junction-to-ambient (at 2 m/s) on four-layer board (2s2p)	$R_{ ext{ heta}JMA}$	7	°C/W	1, 3
Junction-to-board thermal	$R_{ hetaJB}$	3.8	°C/W	4
Junction-to-case thermal	$R_{ ext{ heta}JC}$	1.7	°C/W	5