### NXP USA Inc. - <u>KMPC8347ZUAJDB Datasheet</u>





#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	533MHz
Co-Processors/DSP	-
RAM Controllers	DDR
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	USB 2.0 + PHY (2)
Voltage - I/O	2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	672-LBGA
Supplier Device Package	672-LBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8347zuajdb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8347EA for the 3.3-V signals, respectively.



Figure 3. Maximum AC Waveforms on PCI Interface for 3.3-V Signaling

### 2.1.3 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Driver Type	Output Impedance (Ω)	Supply Voltage
Local bus interface utilities signals	40	OV <sub>DD</sub> = 3.3 V
PCI signals (not including PCI output clocks)	25	
PCI output clocks (including PCI_SYNC_OUT)	40	
DDR signal	18	GV <sub>DD</sub> = 2.5 V
DDR2 signal	18 36 (half-strength mode)	GV <sub>DD</sub> = 1.8 V
TSEC/10/100 signals	40	LV <sub>DD</sub> = 2.5/3.3 V
DUART, system control, I <sup>2</sup> C, JTAG, USB	40	OV <sub>DD</sub> = 3.3 V
GPIO signals	40	OV <sub>DD</sub> = 3.3 V, LV <sub>DD</sub> = 2.5/3.3 V

Table 3. Output Drive Capability

### 2.2 **Power Sequencing**

This section details the power sequencing considerations for the MPC8347EA.

### 2.2.1 Power-Up Sequencing

MPC8347EAdoes not require the core supply voltage ( $V_{DD}$  and  $AV_{DD}$ ) and I/O supply voltages ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) to be applied in any particular order. During the power ramp up, before the power



#### Power Characteristics

supplies are stable and if the I/O voltages are supplied before the core voltage, there may be a period of time that all input and output pins will actively be driven and cause contention and excessive current from 3A to 5A. In order to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltage ( $V_{DD}$ ) before the I/O voltage ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) and assert PORESET before the power supplies fully ramp up. In the case where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal value before the I/O supplies reach 0.7 V, see Figure 4.



Figure 4. Power Sequencing Example

I/O voltage supplies ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) do not have any ordering requirements with respect to one another.

# **3** Power Characteristics

The estimated typical power dissipation for the MPC8347EA device is shown in Table 4.

	Core Frequency (MHz)	CSB Frequency (MHz)	Typical at T <sub>J</sub> = 65	Typical <sup>2,3</sup>	Maximum <sup>4</sup>	Unit
PBGA	266	266	1.3	1.6	1.8	W
		133	1.1	1.4	1.6	W
	400	266	1.5	1.9	2.1	W
		133	1.4	1.7	1.9	W
	400	200	1.5	1.8	2.0	W
		100	1.3	1.7	1.9	W

Table 4. MPC8347EA Power Dissipation<sup>1</sup>



### Table 19 provides the input AC timing specifications for the DDR SDRAM interface.

### Table 19. DDR and DDR2 SDRAM Input AC Timing Specifications

At recommended operating conditions with  $GV_{DD}$  of (1.8 or 2.5 V) ± 5%.

Parameter	Symbol	Min	Мах	Unit	Notes
Controller Skew for MDQS—MDQ/MECC/MDM	t <sub>CISKEW</sub>			ps	1, 2
400 MHz		-600	600		3
333 MHz		-750	750		—
266 MHz		-750	750		—
200 MHz		-750	750		—

Notes:

1. t<sub>CISKEW</sub> represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that will be captured with MDQS[n]. This should be subtracted from the total timing budget.

- The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t<sub>DISKEW</sub>. This can be determined by the equation: t<sub>DISKEW</sub> = ± (T/4 – abs (t<sub>CISKEW</sub>)); where T is the clock period and abs (t<sub>CISKEW</sub>) is the absolute value of t<sub>CISKEW</sub>.
- 3. This specification applies only to the DDR interface.

Figure 5 illustrates the DDR input timing diagram showing the t<sub>DISKEW</sub> timing parameter.



Figure 5. DDR Input Timing Diagram



Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications (continued)

At recommended operating conditions with  $GV_{DD}$  of (1.8 or 2.5 V) ± 5%.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
266 MHz		1100	_		
200 MHz		1200	—		
MDQS preamble start	t <sub>DDKHMP</sub>	$-0.5\times t_{MCK}-0.6$	$-0.5\times t_{MCK}+0.6$	ns	6
MDQS epilogue end	t <sub>DDKHME</sub>	-0.6	0.6	ns	6

Notes:

- The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output goes invalid (AX or DX). For example, t<sub>DDKHAS</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes from the high (H) state until outputs (A) are set up (S) or output valid time. Also, t<sub>DDKLDX</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
  </sub>
- 2. All MCK/ $\overline{MCK}$  referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS. For the ADDR/CMD setup and hold specifications, it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.
- 4. t<sub>DDKHMH</sub> follows the symbol conventions described in note 1. For example, t<sub>DDKHMH</sub> describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). t<sub>DDKHMH</sub> can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register and is typically set to the same delay as the clock adjust in the CLK\_CNTL register. The timing parameters listed in the table assume that these two parameters are set to the same adjustment value. See the MPC8349EA PowerQUICC II Pro Integrated Host Processor Family Reference Manual for the timing modifications enabled by use of these bits.
- 5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside the data eye at the pins of the microprocessor.
- 6. All outputs are referenced to the rising edge of MCK(n) at the pins of the microprocessor. Note that t<sub>DDKHMP</sub> follows the symbol conventions described in note 1.

Figure 6 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t<sub>DDKHMH</sub>).



Figure 6. Timing Diagram for t<sub>DDKHMH</sub>



Figure 7 shows the DDR SDRAM output timing diagram.



Figure 8 provides the AC test load for the DDR bus.



Figure 8. DDR AC Test Load

# 7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8347EA.

# 7.1 DUART DC Electrical Characteristics

Table 21 provides the DC electrical characteristics for the DUART interface of the MPC8347EA.

Table 21. DUART DC Electrical Characteristics

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current (0.8 V $\leq$ V <sub>IN</sub> $\leq$ 2 V)	I <sub>IN</sub>	_	±5	μA



#### Table 27. MII Transmit AC Timing Specifications (continued)

At recommended operating conditions with LV<sub>DD</sub>/OV<sub>DD</sub> of 3.3 V  $\pm$  10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
TX_CLK data clock rise (20%-80%)	t <sub>MTXR</sub>	1.0	_	4.0	ns
TX_CLK data clock fall (80%-20%)	t <sub>MTXF</sub>	1.0	_	4.0	ns

### Note:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>MTKHDX</sub> symbolizes MII transmit timing (MT) for the time t<sub>MTX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). In general, the clock reference symbol is based on two to three letters representing the clock of a particular function. For example, the subscript of t<sub>MTX</sub> represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub></sub>

Figure 11 shows the MII transmit AC timing diagram.



Figure 11. MII Transmit AC Timing Diagram

### 8.2.2.2 MII Receive AC Timing Specifications

Table 28 provides the MII receive AC timing specifications.

#### Table 28. MII Receive AC Timing Specifications

At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
RX_CLK clock period 10 Mbps	t <sub>MRX</sub>	_	400	—	ns
RX_CLK clock period 100 Mbps	t <sub>MRX</sub>	_	40	—	ns
RX_CLK duty cycle	t <sub>MRXH</sub> /t <sub>MRX</sub>	35	—	65	%
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	t <sub>MRDVKH</sub>	10.0	—	—	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t <sub>MRDXKH</sub>	10.0	—	—	ns



# 9 USB

This section provides the AC and DC electrical specifications for the USB interface of the MPC8347EA.

### 9.1 USB DC Electrical Characteristics

Table 35 provides the DC electrical characteristics for the USB interface.

Table 35. USB E	DC Electrical	Characteristics
-----------------	---------------	-----------------

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current	I <sub>IN</sub>	—	±5	μA
High-level output voltage, $I_{OH} = -100 \ \mu A$	V <sub>OH</sub>	OV <sub>DD</sub> – 0.2	—	V
Low-level output voltage, $I_{OL} = 100 \ \mu A$	V <sub>OL</sub>	—	0.2	V

### 9.2 USB AC Electrical Specifications

Table 36 describes the general timing parameters of the USB interface of the MPC8347EA.

Table 36. USB General Timing Parameters (ULPI Mode Only)

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
USB clock cycle time	t <sub>USCK</sub>	15		ns	2–5
Input setup to USB clock—all inputs	t <sub>USIVKH</sub>	4	-	ns	2–5
Input hold to USB clock—all inputs	t <sub>USIXKH</sub>	1	-	ns	2–5
USB clock to output valid—all outputs	t <sub>USKHOV</sub>	—	7	ns	2–5
Output hold from USB clock—all outputs	t <sub>USKHOX</sub>	2	_	ns	2–5

Notes:

 The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>USIXKH</sub> symbolizes USB timing (US) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also, t<sub>USKHOX</sub> symbolizes USB timing (US) for the USB clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.

2. All timings are in reference to USB clock.

3. All signals are measured from  $OV_{DD}/2$  of the rising edge of the USB clock to  $0.4 \times OV_{DD}$  of the signal in question for 3.3 V signaling levels.

4. Input timings are measured at the pin.

5. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.



Figure 25. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Bypass Mode)



1<sup>2</sup>C

# 12 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface of the MPC8347EA.

# **12.1** I<sup>2</sup>C DC Electrical Characteristics

Table 42 provides the DC electrical characteristics for the I<sup>2</sup>C interface of the MPC8347EA.

### Table 42. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  of 3.3 V  $\pm$  10%.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage level	V <sub>IH</sub>	$0.7\times \text{OV}_{\text{DD}}$	OV <sub>DD</sub> + 0.3	V	—
Input low voltage level	V <sub>IL</sub>	-0.3	$0.3\times\text{OV}_{\text{DD}}$	V	—
Low level output voltage	V <sub>OL</sub>	0	$0.2\times \text{OV}_{\text{DD}}$	V	1
Output fall time from $V_{IH}$ (min) to $V_{IL}$ (max) with a bus capacitance from 10 to 400 pF	t <sub>i2KLKV</sub>	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t <sub>i2KHKL</sub>	0	50	ns	3
Input current each I/O pin (input voltage is between $0.1 \times OV_{DD}$ and $0.9 \times OV_{DD}$ (max)	I	-10	10	μA	4
Capacitance for each I/O pin	Cl	—	10	pF	_

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2.  $C_B$  = capacitance of one bus line in pF.

3. Refer to the MPC8349EA Integrated Host Processor Family Reference Manual, for information on the digital filter used.

4. I/O pins obstruct the SDA and SCL lines if  $\ensuremath{\mathsf{OV}_{\mathsf{DD}}}$  is switched off.

# 12.2 I<sup>2</sup>C AC Electrical Specifications

Table 43 provides the AC timing parameters for the I<sup>2</sup>C interface of the MPC8347EA. Note that all values refer to  $V_{IH}(min)$  and  $V_{IL}(max)$  levels (see Table 42).

### Table 43. I<sup>2</sup>C AC Electrical Specifications

Parameter	Symbol <sup>1</sup>	Min	Max	Unit
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz
Low period of the SCL clock	t <sub>I2CL</sub>	1.3	—	μs
High period of the SCL clock	t <sub>I2CH</sub>	0.6	—	μS
Setup time for a repeated START condition	t <sub>I2SVKH</sub>	0.6	—	μS
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub>	0.6	-	μs
Data setup time	t <sub>I2DVKH</sub>	100	—	ns
Data hold time:CBUS compatible masters I <sup>2</sup> C bus devices	t <sub>I2DXKL</sub>	$\overline{0^2}$		μS



Figure 35 shows the PCI input AC timing diagram.



Figure 35. PCI Input AC Timing Diagram

Figure 36 shows the PCI output AC timing diagram.



# 14 Timers

This section describes the DC and AC electrical specifications for the timers.

# 14.1 Timer DC Electrical Characteristics

Table 47 provides the DC electrical characteristics for the MPC8347EA timer pins, including TIN,  $\overline{\text{TOUT}}$ , TGATE, and RTC\_CLK.

Parameter	Symbol	Condition	Min	Мах	Unit
Input high voltage	V <sub>IH</sub>	_	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	_	-0.3	0.8	V
Input current	I <sub>IN</sub>	_	—	±5	μA
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	—	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	_	0.4	V

Table 47. Timer DC Electrical Characteristics



Parameter	Symbol	Condition	Min	Мах	Unit
Input current	I <sub>IN</sub>	_	_	±5	μA
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	_	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	—	0.4	V

### Table 53. SPI DC Electrical Characteristics (continued)

# 17.2 SPI AC Timing Specifications

Table 54 provides the SPI input and output AC timing specifications.

Table 54.	SPI AC	Timina	Specifications <sup>1</sup>	l
	0.17.0	g	opoonnoutionio	

Parameter	Symbol <sup>2</sup>	Min	Мах	Unit
SPI outputs valid—Master mode (internal clock) delay	t <sub>NIKHOV</sub>	—	6	ns
SPI outputs hold—Master mode (internal clock) delay	t <sub>NIKHOX</sub>	0.5	—	ns
SPI outputs valid—Slave mode (external clock) delay	t <sub>NEKHOV</sub>	—	8	ns
SPI outputs hold—Slave mode (external clock) delay	t <sub>NEKHOX</sub>	2	—	ns
SPI inputs—Master mode (internal clock input setup time	t <sub>NIIVKH</sub>	4	—	ns
SPI inputs—Master mode (internal clock input hold time	t <sub>NIIXKH</sub>	0	—	ns
SPI inputs—Slave mode (external clock) input setup time	t <sub>NEIVKH</sub>	4	—	ns
SPI inputs—Slave mode (external clock) input hold time	t <sub>NEIXKH</sub>	2	—	ns

#### Notes:

1. Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal. Timings are measured at the pin.

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>NIKHOX</sub> symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).

### Figure 37 provides the AC test load for the SPI.



Figure 37. SPI AC Test Load



Package and Pin Listings

Figure 38 and Figure 39 represent the AC timings from Table 54. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 38 shows the SPI timings in slave mode (external clock).



Note: The clock edge is selectable on SPI.

### Figure 38. SPI AC Timing in Slave Mode (External Clock) Diagram

Figure 39 shows the SPI timings in master mode (internal clock).



Note: The clock edge is selectable on SPI.



# **18 Package and Pin Listings**

This section details package parameters, pin assignments, and dimensions. The MPC8347EA is available in two packages—a tape ball grid array (TBGA) and a plastic ball grid array (PBGA). See Section 18.1, "Package Parameters for the MPC8347EA TBGA," Section 18.2, "Mechanical Dimensions for the MPC8347EA TBGA," Section 18.3, "Package Parameters for the MPC8347EA PBGA," and Section 18.4, "Mechanical Dimensions for the MPC8347EA PBGA."

### 18.1 Package Parameters for the MPC8347EA TBGA

The package parameters are provided in the following list. The package type is  $35 \text{ mm} \times 35 \text{ mm}$ , 672 tape ball grid array (TBGA).

Package outline	$35 \text{ mm} \times 35 \text{ mm}$
Interconnects	672



Package and Pin Listings

# 18.4 Mechanical Dimensions for the MPC8347EA PBGA

Figure 41 shows the mechanical dimensions and bottom surface nomenclature for the MPC8347EA, 620-PBGA package.



### Notes:

- 1. All dimensions are in millimeters.
- 2. Dimensioning and tolerancing per ASME Y14. 5M-1994.
- 3. Maximum solder ball diameter measured parallel to datum A.
- 4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.

### Figure 41. Mechanical Dimensions and Bottom Surface Nomenclature for the MPC8347EA PBGA



Package and Pin Listings

Table 50. MFC6547EA (FBGA) Fillout Listing (continued	Table 56. MPC8347F	EA (PBGA) F	Pinout Listing	(continued)
---	--------------------	-------------	----------------	-------------

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MPH1_PCTL0/DR_TX_VALID_PCTL0	A26	0	OV <sub>DD</sub>	_
MPH1_PCTL1/DR_TX_VALIDH_PCTL1	B25	0	OV <sub>DD</sub>	
MPH1_CLK/DR_CLK	A25	I	OV <sub>DD</sub>	_
	USB Port 0			
MPH0_D0_ENABLEN/DR_D8_CHGVBUS	D24	I/O	OV <sub>DD</sub>	_
MPH0_D1_SER_TXD/DR_D9_DCHGVBUS	C24	I/O	OV <sub>DD</sub>	—
MPH0_D2_VMO_SE0/DR_D10_DPPD	B24	I/O	OV <sub>DD</sub>	—
MPH0_D3_SPEED/DR_D11_DMMD	A24	I/O	OV <sub>DD</sub>	—
MPH0_D4_DP/DR_D12_VBUS_VLD	D23	I/O	OV <sub>DD</sub>	—
MPH0_D5_DM/DR_D13_SESS_END	C23	I/O	OV <sub>DD</sub>	—
MPH0_D6_SER_RCV/DR_D14	B23	I/O	OV <sub>DD</sub>	_
MPH0_D7_DRVVBUS/DR_D15_IDPULLUP	A23	I/O	OV <sub>DD</sub>	—
MPH0_NXT/DR_RX_ACTIVE_ID	D22	I	OV <sub>DD</sub>	_
MPH0_DIR_DPPULLUP/DR_RESET	C22	I/O	OV <sub>DD</sub>	—
MPH0_STP_SUSPEND/DR_TX_READY	B22	I/O	OV <sub>DD</sub>	—
MPH0_PWRFAULT/DR_RX_VALIDH	A22	I	OV <sub>DD</sub>	_
MPH0_PCTL0/DR_LINE_STATE0	E21	I/O	OV <sub>DD</sub>	—
MPH0_PCTL1/DR_LINE_STATE1	D21	I/O	OV <sub>DD</sub>	—
MPH0_CLK/DR_RX_VALID	C21	I	OV <sub>DD</sub>	_
Pi	rogrammable Interrupt Controller			
MCP_OUT	E8	0	OV <sub>DD</sub>	2
IRQ0/MCP_IN/GPIO2[12]	J28	I/O	OV <sub>DD</sub>	—
IRQ[1:5]/GPIO2[13:17]	K25, J25, H26, L24, G27	I/O	OV <sub>DD</sub>	—
IRQ[6]/GPIO2[18]/CKSTOP_OUT	G28	I/O	OV <sub>DD</sub>	—
IRQ[7]/GPIO2[19]/CKSTOP_IN	J26	I/O	OV <sub>DD</sub>	—
	Ethernet Management Interface			
EC_MDC	Y24	0	LV <sub>DD1</sub>	—
EC_MDIO	Y25	I/O	LV <sub>DD1</sub>	11
	Gigabit Reference Clock			
EC_GTX_CLK125	Y26	I	LV <sub>DD1</sub>	_
Three-Spee	ed Ethernet Controller (Gigabit Ethern	et 1)		
TSEC1_COL/GPIO2[20]	M26	I/O	OV <sub>DD</sub>	_
TSEC1_CRS/GPIO2[21]	U25	I/O	LV <sub>DD1</sub>	—
TSEC1_GTX_CLK	V24	0	LV <sub>DD1</sub>	3



### Table 65. Package Thermal Characteristics for TBGA (continued)

Characteristic	Symbol	Value	Unit	Notes
Junction-to-package natural convection on top	ΨJT	1	°C/W	6

#### Notes:

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal, 1 m/s is approximately equal to 200 linear feet per minute (LFM).
- 4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

Table 66 provides the package thermal characteristics for the  $62029 \times 29$  mm PBGA of the MPC8347EA.

Parameter		Value	Unit	Notes
Junction-to-ambient natural convection on single-layer board (1s)	$R_{ ext{ heta}JA}$	21	°C/W	1, 2
Junction-to-ambient natural convection on four-layer board (2s2p)	R <sub>0JMA</sub>	15	°C/W	1, 3
Junction-to-ambient (at 200 ft/min) on single-layer board (1s)	$R_{\thetaJMA}$	17	°C/W	1, 3
Junction-to-ambient (at 200 ft/min) on four-layer board (2s2p)	R <sub>0JMA</sub>	12	°C/W	1, 3
Junction-to-board thermal	$R_{ ext{ heta}JB}$	6	°C/W	4
Junction-to-case thermal	$R_{ ext{ heta}JC}$	5	°C/W	5
Junction-to-package natural convection on top	ΨJT	5	°C/W	6

#### Notes

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

### 20.2 Thermal Management Information

For the following sections,  $P_D = (V_{DD} \times I_{DD}) + P_{I/O}$  where  $P_{I/O}$  is the power dissipation of the I/O drivers. See Table 5 for I/O power dissipation values. NP

Thermal

### 20.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T<sub>J</sub>, can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 $T_J$  = junction temperature (°C)

 $T_A$  = ambient temperature for the package (°C)

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry-standard value that provides a quick and easy estimation of thermal performance. Generally, the value obtained on a single-layer board is appropriate for a tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity  $T_J - T_A$ ) are possible.

### 20.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction-to-ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 $T_J$  = junction temperature (°C)  $T_A$  = ambient temperature for the package (°C)

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in the package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.



 $OV_{DD}/2$ .  $R_P$  then becomes the resistance of the pull-up devices.  $R_P$  and  $R_N$  are designed to be close to each other in value. Then,  $Z_0 = (R_P + R_N) \div 2$ .



Figure 44. Driver Impedance Measurement

Two measurements give the value of this resistance and the strength of the driver current source. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is  $V_1 = R_{source} \times I_{source}$ . Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value  $R_{term}$ . The measured voltage is  $V_2 = (1 \div (1/R_1 + 1/R_2)) \times I_{source}$ . Solving for the output impedance gives  $R_{source} = R_{term} \times (V_1 \div V_2 - 1)$ . The drive current is then  $I_{source} = V_1 \div R_{source}$ .

Table 69 summarizes the signal impedance targets. The driver impedance are targeted at minimum  $V_{DD}$ , nominal  $OV_{DD}$ , 105°C.

Impedance	Local Bus, Ethernet, DUART, Control, Configuration, Power Management	PCI Signals (Not Including PCI Output Clocks)	PCI Output Clocks (Including PCI_SYNC_OUT)	DDR DRAM	Symbol	Unit
R <sub>N</sub>	42 Target	25 Target	42 Target	20 Target	Z <sub>0</sub>	W
R <sub>P</sub>	42 Target	25 Target	42 Target	20 Target	Z <sub>0</sub>	W
Differential	NA	NA	NA	NA	Z <sub>DIFF</sub>	W

Table 69. Impedance Characteristics

**Note:** Nominal supply voltages. See Table 1,  $T_i = 105^{\circ}C$ .

### 21.6 Configuration Pin Multiplexing

The MPC8347EA power-on configuration options can be set through external pull-up or pull-down resistors of 4.7 k $\Omega$  on certain output pins (see the customer-visible configuration pins). These pins are used as output only pins in normal operation.





parts including extended temperatures, refer to the device product summary page on our website listed on the back cover of this document or, contact your local Freescale sales office.

MPC	nnnn	е	t	рр	aa	а	r
Product Code	Part Identifier	Encryption Acceleration	Temperature <sup>1</sup> Range	Package <sup>2</sup>	Processor Frequency <sup>3</sup>	Platform Frequency	Revision Level
MPC	8347	Blank = Not included E = included	Blank = 0 to 105°C C = -40 to 105°C	ZU =TBGA VV = PB free TBGA ZQ = PBGA VR = PB Free PBGA	e300 core speed AD = 266 AG = 400 AJ = 533 AL = 667	D = 266 F = 333 <sup>4</sup>	B = 3.1

### Table 70. Part Numbering Nomenclature

#### Notes:

1. For temperature range = C, processor frequency is limited to 400 (PBGA) with a platform frequency of 266 and up to 533 (TBGA) with a platform frequency of 333

2. See Section 18, "Package and Pin Listings," for more information on available package types.

 Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by Part Number Specifications may support other maximum core frequencies.

4. ALF marked parts support DDR1 data rate up to 333 MHz (at 333 MHz CSB as the 'F' marking implies) and DDR2 data rate up to 400 MHz (at 200 MHz CSB). AJF marked parts support DDR1 and DDR2 data rate up to 333 MHz (at a CSB of 333 MHz).

Table 71 shows the SVR settings by device and package type.

### Table 71. SVR Settings

Device	Package	SVR (Rev. 3.0)
MPC8347EA	TBGA	8052_0030
MPC8347A	TBGA	8053_0030
MPC8347EA	PBGA	8054_0030
MPC8347A	PBGA	8055_0030



Table 72. Document Revision Histor	y i	(continued)
------------------------------------	-----	-------------

Rev. Number	Date	Substantive Change(s)
8	2/2009	<ul> <li>Added footnote 6 to Table 7.</li> <li>In Section 9.2, "USB AC Electrical Specifications," clarified that AC table is for ULPI only.</li> <li>In Table 39, corrected t<sub>LBKHOV</sub> parameter to t<sub>LBKLOV</sub> (output data is driven on falling edge of clock in DLL bypass mode). Similarly, made the same correction to Figure 22, Figure 24, and Figure 25 for output signals.</li> <li>Added footnote 10 and 11 to Table 55 and Table 56.</li> <li>In Section 21.1, "System Clocking," removed "(AVDD1)" and "(AVDD2") from bulleted list.</li> <li>In Section 21.2, "PLL Power Supply Filtering," in the second paragraph, changed "provide five independent filter circuits," and "the five AVDD pins" to provide four independent filter circuits," and "the four AVDD pins."</li> <li>In Table 58, corrected the max csb_clk to 266 MHz.</li> <li>In Table 64, added PLL configurations 903, 923, A03, A23, and 503 for 533 MHz</li> <li>Added footnote 4 to Table 70.</li> <li>In Table 70, updated note 1 to say the following: "For temperature range = C, processor frequency is limited to 533 (TBGA) and 400 (PBGA) with a platform frequency of 266."</li> </ul>
7	4/2007	<ul> <li>In Table 3, "Output Drive Capability," changed the values in the Output Impedance column and added USB to the seventh row.</li> <li>In Table 4, "Operating Frequencies for TBGA," added column for 400 MHz.</li> <li>In Section 21.7, "Pull-Up Resistor Requirements, "deleted last two paragraphs and after first paragraph, added a new paragraph.</li> <li>Deleted Section 21.8, "JTAG Configuration Signals," and Figure 43, "JTAG Interface Connection."</li> </ul>
6	3/2007	<ul> <li>Page 1, updated first paragraph to reflect PowerQUICC II Pro information.</li> <li>In Table 18, "DDR and DDR2 SDRAM Input AC Timing Specifications," added note 2 to t<sub>CISKEW</sub> and deleted original note 3; renumbered the remaining notes.</li> <li>In Figure 43, "JTAG Interface Connection," updated with new figure.</li> <li>In Table 57, "Operating Frequencies for TBGA," in the 'Coherent system bus frequency (<i>csb_clk</i>)' row, changed the value in the 533 MHz column to 100-333.</li> <li>In Table 63, "Suggested PLL Configurations," under the subhead, '33 MHz CLKIN/PCI_CLK Options,' added row A03 between Ref. No. 724 and 804. Under the subhead '66 MHz CLKIN/PCI_CLK Options,' added row 503 between Ref. No. 305 and 404. For Ref. No. 306, changed the CORE PLL value to 0000110.</li> <li>In Section 23, "Ordering Information," replaced first paragraph and added a note.</li> <li>In Section 23.1, "Part Numbers Fully Addressed by this Document," replaced first paragraph.</li> </ul>
5	1/2007	<ul> <li>In Table 1, "Absolute Maximum Ratings," added (1.36 max for 667-MHz core frequency).</li> <li>In Table 2, "Recommended Operating Conditions," added a row showing nominal core supply voltage of 1.3 V for 667-MHz parts.</li> <li>In Table 4, "MPC8347EA Power Dissipation," added two footnotes to 667-MHz row showing nominal core supply voltage of 1.3 V for 667-MHz parts.</li> <li>In Table 54, "MPC8347EA (TBGA) Pinout Listing," updated V<sub>DD</sub> row to show nominal core supply voltage of 1.3 V for 667-MHz parts.</li> </ul>
4	12/2006	Table 19, "DDR and DDR2 SDRAM Output AC Timing Specifications," modified T <sub>ddkhds</sub> for 333 MHz from 900 ps to 775 ps.
3	11/2006	<ul> <li>Updated note in introduction.</li> <li>In the features list in Section 1, "Overview," updated DDR data rate to show 266 MHz for PBGA parts for all silicon revisions, and 400 MHz for DDR2 for TBGA parts for silicon Rev. 2 and 3.</li> <li>In Table 5, "MPC8347EA Typical I/O Power Dissipation," added GV<sub>DD</sub> 1.8-V values for DDR2; added table footnote to designate rates that apply only to the TBGA package.</li> <li>In Section 23, "Ordering Information," replicated note from document introduction.</li> </ul>

#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo and PowerQUICC are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2006–2011 Freescale Semiconductor, Inc.

Document Number: MPC8347EAEC Rev. 12 09/2011



