E·XFL

NXP USA Inc. - MPC8347VRAGDB Datasheet



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Active
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	-
RAM Controllers	DDR
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	USB 2.0 + PHY (2)
Voltage - I/O	2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	620-BBGA Exposed Pad
Supplier Device Package	620-HBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8347vragdb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



NOTE

The information in this document is accurate for revision 3.x silicon and later (in other words, for orderable part numbers ending in A or B). For information on revision 1.1 silicon and earlier versions, see the *MPC8347E PowerQUICC II Pro Integrated Host Processor Hardware Specifications*.

See Section 22.1, "Part Numbers Fully Addressed by This Document," for silicon revision level determination.

1 Overview

This section provides a high-level overview of the device features. Figure 1 shows the major functional units within the MPC8347EA.




Figure 1. MPC8347EA Block Diagram

Major features of the device are as follows:

- Embedded PowerPC e300 processor core; operates at up to 667 MHz
 - High-performance, superscalar processor core
 - Floating-point, integer, load/store, system register, and branch processing units
 - 32-Kbyte instruction cache, 32-Kbyte data cache
 - Lockable portion of L1 cache
 - Dynamic power management
 - Software-compatible with the other Freescale processor families that implement Power Architecture technology
- Double data rate, DDR1/DDR2 SDRAM memory controller
 - Programmable timing supporting DDR1 and DDR2 SDRAM
 - 32- or 64-bit data interface, up to 400 MHz data rate for TBGA, 266 MHz for PBGA



Overview

- Address translation units for address mapping between host and peripheral
- Dual address cycle for target
- Internal configuration registers accessible from PCI
- Security engine is optimized to handle all the algorithms associated with IPSec, SSL/TLS, SRTP, IEEE Std. 802.11i[®], iSCSI, and IKE processing. The security engine contains four crypto-channels, a controller, and a set of crypto execution units (EUs):
 - Public key execution unit (PKEU) :
 - RSA and Diffie-Hellman algorithms
 - Programmable field size up to 2048 bits
 - Elliptic curve cryptography
 - F2m and F(p) modes
 - Programmable field size up to 511 bits
 - Data encryption standard (DES) execution unit (DEU)
 - DES and 3DES algorithms
 - Two key (K1, K2) or three key (K1, K2, K3) for 3DES
 - ECB and CBC modes for both DES and 3DES
 - Advanced encryption standard unit (AESU)
 - Implements the Rijndael symmetric-key cipher
 - Key lengths of 128, 192, and 256 bits
 - ECB, CBC, CCM, and counter (CTR) modes
 - XOR parity generation accelerator for RAID applications
 - ARC four execution unit (AFEU)
 - Stream cipher compatible with the RC4 algorithm
 - 40- to 128-bit programmable key
 - Message digest execution unit (MDEU)
 - SHA with 160-, 224-, or 256-bit message digest
 - MD5 with 128-bit message digest
 - HMAC with either algorithm
 - Random number generator (RNG)
 - Four crypto-channels, each supporting multi-command descriptor chains
 - Static and/or dynamic assignment of crypto-execution units through an integrated controller
 - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
- Universal serial bus (USB) dual role controller
 - USB on-the-go mode with both device and host functionality
 - Complies with USB specification Rev. 2.0
 - Can operate as a stand-alone USB device
 - One upstream facing port
 - Six programmable USB endpoints





- Can operate as a stand-alone USB host controller
 - USB root hub with one downstream-facing port
 - Enhanced host controller interface (EHCI) compatible
 - High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations
- External PHY with UTMI, serial and UTMI+ low-pin interface (ULPI)
- Universal serial bus (USB) multi-port host controller
 - Can operate as a stand-alone USB host controller
 - USB root hub with one or two downstream-facing ports
 - Enhanced host controller interface (EHCI) compatible
 - Complies with USB Specification Rev. 2.0
 - High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations
 - Direct connection to a high-speed device without an external hub
 - External PHY with serial and low-pin count (ULPI) interfaces
- Local bus controller (LBC)
 - Multiplexed 32-bit address and data operating at up to 133 MHz
 - Eight chip selects for eight external slaves
 - Up to eight-beat burst transfers
 - 32-, 16-, and 8-bit port sizes controlled by an on-chip memory controller
 - Three protocol engines on a per chip select basis:
 - General-purpose chip select machine (GPCM)
 - Three user-programmable machines (UPMs)
 - Dedicated single data rate SDRAM controller
 - Parity support
 - Default boot ROM chip select with configurable bus width (8-, 16-, or 32-bit)
- Programmable interrupt controller (PIC)
 - Functional and programming compatibility with the MPC8260 interrupt controller
 - Support for 8 external and 35 internal discrete interrupt sources
 - Support for 1 external (optional) and 7 internal machine checkstop interrupt sources
 - Programmable highest priority request
 - Four groups of interrupts with programmable priority
 - External and internal interrupts directed to host processor
 - Redirects interrupts to external INTA pin in core disable mode.
 - Unique vector number for each interrupt source
- Dual industry-standard I²C interfaces
 - Two-wire interface
 - Multiple master support
 - Master or slave I²C mode support

NP

Electrical Characteristics

- On-chip digital filtering rejects spikes on the bus
- System initialization data optionally loaded from I²C-1 EPROM by boot sequencer embedded hardware
- DMA controller
 - Four independent virtual channels
 - Concurrent execution across multiple channels with programmable bandwidth control
 - Handshaking (external control) signals for all channels: DMA_DREQ[0:3], DMA_DACK[0:3], DMA_DDONE[0:3]
 - All channels accessible to local core and remote PCI masters
 - Misaligned transfer capability
 - Data chaining and direct mode
 - Interrupt on completed segment and chain
- DUART
 - Two 4-wire interfaces (RxD, TxD, RTS, CTS)
 - Programming model compatible with the original 16450 UART and the PC16550D
- Serial peripheral interface (SPI) for master or slave
- General-purpose parallel I/O (GPIO)
 - 52 parallel I/O pins multiplexed on various chip interfaces
- System timers
 - Periodic interrupt timer
 - Real-time clock
 - Software watchdog timer
 - Eight general-purpose timers
- Designed to comply with IEEE Std. 1149.1[™], JTAG boundary scan
- Integrated PCI bus and SDRAM clock generation

2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8347EA. The device is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

2.1 **Overall DC Electrical Characteristics**

This section covers the ratings, conditions, and other characteristics.



Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8347EA for the 3.3-V signals, respectively.




Figure 3. Maximum AC Waveforms on PCI Interface for 3.3-V Signaling

2.1.3 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Driver Type	Output Impedance (Ω)	Supply Voltage
Local bus interface utilities signals	40	OV _{DD} = 3.3 V
PCI signals (not including PCI output clocks)	25	
PCI output clocks (including PCI_SYNC_OUT)	40	
DDR signal	18	GV _{DD} = 2.5 V
DDR2 signal	18 36 (half-strength mode)	GV _{DD} = 1.8 V
TSEC/10/100 signals	40	LV _{DD} = 2.5/3.3 V
DUART, system control, I ² C, JTAG, USB	40	OV _{DD} = 3.3 V
GPIO signals	40	OV _{DD} = 3.3 V, LV _{DD} = 2.5/3.3 V

Table 3. Output Drive Capability

2.2 **Power Sequencing**

This section details the power sequencing considerations for the MPC8347EA.

2.2.1 Power-Up Sequencing

MPC8347EAdoes not require the core supply voltage (V_{DD} and AV_{DD}) and I/O supply voltages (GV_{DD} , LV_{DD} , and OV_{DD}) to be applied in any particular order. During the power ramp up, before the power

Power Characteristics

	Core Frequency (MHz)	CSB Frequency (MHz)	Typical at T _J = 65	Typical ^{2,3}	Maximum ⁴	Unit
TBGA	333	333	2.0	3.0	3.2	W
		166	1.8	2.8	2.9	W
	400	266	2.1	3.0	3.3	W
		133	1.9	2.9	3.1	W
	450	300	2.3	3.2	3.5	W
		150	2.1	3.0	3.2	W
	500	333	2.4	3.3	3.6	W
		166	2.2	3.1	3.4	W
	533	266	2.4	3.3	3.6	W
		133	2.2	3.1	3.4	W
	667 ^{5,6}	333	3.5	4.6	5	W

 Table 4. MPC8347EA Power Dissipation¹ (continued)

¹ The values do not include I/O supply power (OV_{DD}, LV_{DD}, GV_{DD}) or AV_{DD}. For I/O power values, see Table 5.

² Typical power is based on a voltage of $V_{DD} = 1.2$ V, a junction temperature of $T_J = 105$ °C, and a Dhrystone benchmark application.

³ Thermal solutions may need to design to a value higher than typical power based on the end application, T_A target, and I/O power.

⁴ Maximum power is based on a voltage of V_{DD} = 1.2 V, worst case process, a junction temperature of T_J = 105°C, and an artificial smoke test.

⁵ Typical power is based on a voltage of V_{DD} = 1.3 V, a junction temperature of T_J = 105°C, and a Dhrystone benchmark application.

⁶ Maximum power is based on a voltage of V_{DD} = 1.3 V, worst case process, a junction temperature of T_J = 105°C, and an artificial smoke test.



Table 27. MII Transmit AC Timing Specifications (continued)

At recommended operating conditions with LV_{DD}/OV_{DD} of 3.3 V ± 10%.

Parameter/Condition	Symbol ¹	Min	Тур	Мах	Unit
TX_CLK data clock rise (20%-80%)	t _{MTXR}	1.0	_	4.0	ns
TX_CLK data clock fall (80%-20%)	t _{MTXF}	1.0	_	4.0	ns

Note:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{MTKHDX} symbolizes MII transmit timing (MT) for the time t_{MTX} clock reference (K) going high (H) until data outputs (D) are invalid (X). In general, the clock reference symbol is based on two to three letters representing the clock of a particular function. For example, the subscript of t_{MTX} represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub></sub>

Figure 11 shows the MII transmit AC timing diagram.




Figure 11. MII Transmit AC Timing Diagram

8.2.2.2 MII Receive AC Timing Specifications

Table 28 provides the MII receive AC timing specifications.

Table 28. MII Receive AC Timing Specifications

At recommended operating conditions with LV_{DD}/OV_{DD} of 3.3 V ± 10%.

Parameter/Condition	Symbol ¹	Min	Тур	Мах	Unit
RX_CLK clock period 10 Mbps	t _{MRX}	_	400	—	ns
RX_CLK clock period 100 Mbps	t _{MRX}	_	40	—	ns
RX_CLK duty cycle	t _{MRXH} /t _{MRX}	35	_	65	%
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	t _{MRDVKH}	10.0	_	—	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t _{MRDXKH}	10.0	_	_	ns



Ethernet: Three-Speed Ethernet, MII Management

Table 30. TBI Receive AC Timing Specifications (continued)

At recommended operating conditions with LV_{DD}/OV_{DD} of 3.3 V \pm 10%.

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit
RXD[7:0], RX_DV, RX_ER (RCG[9:0]) setup time to rising PMA_RX_CLK	t _{TRDVKH} ²	2.5	—	—	ns
RXD[7:0], RX_DV, RX_ER (RCG[9:0]) hold time to rising PMA_RX_CLK	t _{TRDXKH} 2	1.5	—	—	ns
RX_CLK clock rise time (20%–80%)	t _{TRXR}	0.7	—	2.4	ns
RX_CLK clock fall time (80%–20%)	t _{TRXF}	0.7	—	2.4	ns

Notes:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{TRDVKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{TRX} clock reference (K) going to the high (H) state or setup time. Also, t_{TRDXKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the t_{TRX} clock reference (K) going to the high (H) state. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t_{TRX} represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript SK followed by the clock that is being skewed (TRX).
</sub>

2. Setup and hold time of even numbered RCG are measured from the riding edge of PMA_RX_CLK1. Setup and hold times of odd-numbered RCG are measured from the riding edge of PMA_RX_CLK0.

Figure 15 shows the TBI receive AC timing diagram.




Figure 15. TBI Receive AC Timing Diagram



Local Bus




Figure 23. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Enabled)




Figure 24. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Bypass Mode)



Table 40. JTAG Interface DC Electrical Characteristics (continued)

Parameter	Symbol	Condition	Min	Max	Unit
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	_	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	—	0.4	V

11.2 JTAG AC Timing Specifications

This section describes the AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the MPC8347EA. Table 41 provides the JTAG AC timing specifications as defined in Figure 28 through Figure 31.

Table 41. JTAG AC Timing Specifications (Independent of CLKIN)¹

At recommended operating conditions (see Table 2).

Para	imeter	Symbol ²	Min	Max	Unit	Notes
JTAG external clock freque	ncy of operation	f _{JTG}	0	33.3	MHz	—
JTAG external clock cycle ti	me	t _{JTG}	30	_	ns	_
JTAG external clock pulse v	vidth measured at 1.4 V	t _{JTKHKL}	15	—	ns	—
JTAG external clock rise an	d fall times	t _{JTGR} , t _{JTGF}	0	2	ns	—
TRST assert time		t _{TRST}	25	—	ns	3
Input setup times:	Boundary-scan data TMS, TDI	t _{JTDVKH} t _{JTIVKH}	4 4		ns	4
Input hold times:	Boundary-scan data TMS, TDI	t _{JTDXKH} t _{JTIXKH}	10 10		ns	4
Valid times:	Boundary-scan data TDO	t _{jtkldv} t _{jtklov}	2 2	11 11	ns	5
Output hold times:	Boundary-scan data TDO	t _{jtkldx} t _{jtklox}	2 2		ns	5



Table 55. MPC8347EA (TBGA) Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
TSEC2_TXD[3:0]/GPIO1[17:20]	B5, A5, F8, B6	I/O	LV _{DD2}	—
TSEC2_TX_ER/GPIO1[24]	F14	I/O	OV _{DD}	—
TSEC2_TX_EN/GPIO1[12]	C5	I/O	LV _{DD2}	3
TSEC2_TX_CLK/GPIO1[30]	E14	I/O	OV _{DD}	—
	DUART	ł	1	
UART_SOUT[1:2]/MSRCID[0:1]/LSRCID[0:1]	AK27, AN29	0	OV _{DD}	—
UART_SIN[1:2]/MSRCID[2:3]/LSRCID[2:3]	AL28, AM29	I/O	OV _{DD}	—
UART_CTS[1]/MSRCID4/LSRCID4	AP30	I/O	OV _{DD}	—
UART_CTS[2]/MDVAL/ LDVAL	AN30	I/O	OV _{DD}	—
UART_RTS[1:2]	AP31, AM30	0	OV _{DD}	—
	I ² C interface	ł	1	
IIC1_SDA	AK29	I/O	OV _{DD}	2
IIC1_SCL	AP32	I/O	OV _{DD}	2
IIC2_SDA	AN31	I/O	OV _{DD}	2
IIC2_SCL	AM31	I/O	OV _{DD}	2
	SPI	I	1	
SPIMOSI/LCS[6]	AN32	I/O	OV _{DD}	—
SPIMISO/LCS[7]	AP33	I/O	OV _{DD}	—
SPICLK	AK30	I/O	OV _{DD}	—
SPISEL	AL31	I	OV _{DD}	—
	Clocks		1	
PCI_CLK_OUT[0:2]	AN9, AP9, AM10	0	OV _{DD}	_
PCI_CLK_OUT[3]/LCS[6]	AN10	0	OV _{DD}	—
PCI_CLK_OUT[4]/LCS[7]	AJ11	0	OV _{DD}	—
PCI_SYNC_IN/PCI_CLOCK	AK12	I	OV _{DD}	—
PCI_SYNC_OUT	AP11	0	OV _{DD}	3
RTC/PIT_CLOCK	AM32	I	OV _{DD}	—
CLKIN	AM9	I	OV _{DD}	—
	JTAG	I	1	
ТСК	E20	I	OV _{DD}	_
TDI	F20	I	OV _{DD}	4
TDO	B20	0	OV _{DD}	3
TMS	A20	I	OV _{DD}	4
TRST	B19	I	OV _{DD}	4



Table 56. MPC8347EA (I	PBGA) Pinout	Listing (continued)
------------------------	--------------	---------------------

MPH1_PCTL0/DR_TX_VALID_PCTL0 A26 O OVD0 Implementation MPH1_PCTL1/DR_TX_VALIDH_PCTL1 B25 O OVD0 Implementation Implementation	Signal	Package Pin Number	Pin Type	Power Supply	Notes
MPH1_CLK/DR_CLK A25 I OVD USB Port 0 USB Port 0 OVD OVD MPH0_DD_SER_TXD/DR_D9_DCHGVBUS C24 I/O OVD MPH0_D1_SER_TXD/DR_D9_DCHGVBUS C24 I/O OVD MPH0_D3_SPEED/DR_D10_DPPD B24 I/O OVD MPH0_D4_D7/DR_D12_VBUS_VLD D23 I/O OVD MPH0_D5_DSER_TXD/DR_D11_DMMD A24 I/O OVD MPH0_D5_DD2_12_UBUS_VLD D23 I/O OVD MPH0_D5_SER_RCV/DR_D14 B23 I/O OVD MPH0_D5_SER_RCV/DR_D15_IDPULLUP A23 I/O OVD MPH0_DRYD_RA_ACTIVE_ID D22 I OVD MPH0_SER_REV/DR_RESET C22 I/O OVD MPH0_SER_RAUT/DR_RX_ACTIVE_ID A22 I/O OVD MPH0_SER_RAUT/DR_RX_ACTIVE_ID A22 I/O OVD <td< td=""><td>MPH1_PCTL0/DR_TX_VALID_PCTL0</td><td>A26</td><td>0</td><td>OV_{DD}</td><td>—</td></td<>	MPH1_PCTL0/DR_TX_VALID_PCTL0	A26	0	OV _{DD}	—
USB Port 0 UV0 OV0D	MPH1_PCTL1/DR_TX_VALIDH_PCTL1	B25	0	OV _{DD}	—
MPH0_D0_ENABLEN/DR_D8_CHGVBUS D24 I/O OV _{DD} MPH0_D1_SER_TXD/DR_D9_DCHGVBUS C24 I/O OV _{DD} MPH0_D2_VMO_SE0/DR_D10_DPPD B24 I/O OV _{DD} MPH0_D3_SPEED/DR_D11_DMMD A24 I/O OV _{DD} MPH0_D4_DP/DR_D12_VBUS_VLD D23 I/O OV _{DD} MPH0_D5_SUMDR_D13_SESS_END C23 I/O OV _{DD} MPH0_D0_SER_RCVDR_D14 B23 I/O OV _{DD} MPH0_D7_DRVNBVS/DR_D15_IDPULLUP A23 I/O OV _{DD} MPH0_D1R_DPUXLUP/DR_RESET C22 I/O OV _{DD} MPH0_STP_SUSPEND/DR_TX_READY B22 I/O OV _{DD} MPH0_PCTL0/DR_LINE_STATE0 E21 I/O OV _{DD} MPH0_PCTL1/DR_LINE_STATE1 D21 I/O OV _{DD} MPH0_PCTL1/DR_LINE_STATE1 D28 I/O OV _{DD} MPH0_SCLV/DR_D2[12] J28 I/O OV	MPH1_CLK/DR_CLK	A25	I	OV _{DD}	—
MPH0_D1_SER_TXD/DR_D9_DCHGVBUS C24 I/O OV_DD I MPH0_D2_VMO_SE0/DR_D10_DPPD B24 I/O OV_DD I MPH0_D3_SPEED/DR_D11_DMMD A24 I/O OV_DD I MPH0_D4_DP/DR_D12_VBUS_VLD D23 I/O OV_DD I MPH0_D5_DM/DR_D13_SESS_END C23 I/O OV_DD I MPH0_D6_SER_RCV/DR_D14 B23 I/O OV_DD I MPH0_D7_DRVVBUS/DR_D15_IDPULLUP A23 I/O OV_DD I MPH0_D1R_RX_ACTIVE_ID D22 I OV_DD I I MPH0_STP_SUSPEND/DR_TX_READY B22 I/O OV_DD I MPH0_PCTL1/DR_RX_VALIDH A22 I/O OV_DD I MPH0_PCTL1/DR_LINE_STATE1 D21 I/O OV_DD I MPH0_PCTL1/DR_LINE_STATE1 D21 I/O OV_DD I MPH0_PCTL1/DR_LINE_STATE1 D21 I/O OV_DD I MPH0_PCTL1/DR_LINE_STATE1 D28 I/O OV_DD		USB Port 0		1	
MPHO_D2_VMO_SEO/DR_D10_DPPD B24 I/O OV_D0 I MPHO_D3_SPEED/DR_D11_DMMD A24 I/O OV_D0 I MPHO_D4_DP/DR_D12_VBUS_VLD D23 I/O OV_D0 I MPHO_D5_DM/DR_D13_SESS_END C23 I/O OV_D0 I MPHO_D6_SER_RCV/DR_D14 B23 I/O OV_D0 I MPHO_D6_SER_RCV/DR_D15_IDPULLUP A23 I/O OV_D0 I MPHO_D7_DRVSUS/DR_TA_REXET C22 I/O OV_D0 I MPHO_STP_SUSPEND/DR_TX_READY B22 I/O OV_D0 I MPHO_PCTL/OR_RA_VALIDH A22 I OV_D0 I MPHO_PCTL/DR_RA_VALID C21 I OV_D0 I MPHO_PCTL/OR_LINE_STATE0 E21 I/O OV_D0 I MPHO_PCTU/OR_LINE_STATE1 D21 I/O OV_D0 I MPHO_PCTU/OR_LINE_STATE1 D21 I/O OV_D0 I MCP_OUT E8 O OV_D0 I I <	MPH0_D0_ENABLEN/DR_D8_CHGVBUS	D24	I/O	OV _{DD}	—
MPH0_D3_SPEED/DR_D11_DMMD A24 I/O OVDD I MPH0_D4_DP/DR_D12_VBUS_VLD D23 I/O OVDD I MPH0_D5_DM/DR_D13_SESS_END C23 I/O OVDD I MPH0_D6_SER_RCV/DR_D14 B23 I/O OVDD I MPH0_D6_SER_RCV/DR_D15_IDPULLUP A23 I/O OVDD I MPH0_DT7_DRVVBUS/DR_TS_END D22 I OVDD I MPH0_DR_RX_ACTIVE_ID D22 I/O OVDD I MPH0_STP_SUSPEND/DR_TX_READY B22 I/O OVDD I MPH0_PCTLI/DR_RX_VALIDH A22 I OVDD I MPH0_CLK/DR_RX_VALID C21 I OVDD I MPH0_PCTLI/DR_LINE_STATE0 E8 O OVDD I MPH0_CLK/DR_RX_VALID C21 I OVDD I MPH0_PCTLI/DR_LINE_STATE1 D21 I/O OVDD I MCP_OUT E8 O OVDD I I MEQ0_IN/GPI02[MPH0_D1_SER_TXD/DR_D9_DCHGVBUS	C24	I/O	OV _{DD}	—
MPH0_D4_DP/DR_D12_VBUS_VLD D23 V/O OVD0 MPH0_D5_DM/DR_D13_SESS_END C23 V/O OVD0 MPH0_D6_SER_RCV/DR_D14 B23 V/O OVD0 MPH0_D7_DRVVBUS/DR_D15_IDPULLUP A23 V/O OVD0 MPH0_DT_DRVVBUS/DR_D15_IDPULLUP A23 V/O OVD0 MPH0_STP_SUSPEND/DR_TX_READY D22 I OVD0 0 MPH0_PWRFAULT/DR_RX_VALIDH A222 I OVD0 0 MPH0_PVRFAULT/DR_RX_VALIDH A222 I OVD0 0 MPH0_PCTL/OR_LINE_STATE0 E21 V/O OVD0 MPH0_PCTL/DR_LINE_STATE1 D21 V/O OVD0 MPH0_CLK/DR_RX_VALID C21 I OVD0 MPH0_CLK/DR_RX_VALID C21 I OVD0 MCP_OUT E8 O OVD0 MCP_OUT G28 I/O OVD0 <t< td=""><td>MPH0_D2_VMO_SE0/DR_D10_DPPD</td><td>B24</td><td>I/O</td><td>OV_{DD}</td><td>—</td></t<>	MPH0_D2_VMO_SE0/DR_D10_DPPD	B24	I/O	OV _{DD}	—
MPH0_D5_DM/DR_D13_SESS_END C23 I/O OVDD MPH0_D6_SER_RCV/DR_D14 B23 I/O OVDD MPH0_D7_DRVVBUS/DR_D15_IDPULLUP A23 I/O OVDD MPH0_D7_DRVVBUS/DR_D15_IDPULLUP A23 I/O OVDD MPH0_D1R_DPULLUP/DR_RESET C22 I/O OVDD MPH0_STP_SUSPEND/DR_TX_READY B22 I/O OVDD MPH0_PWRFAULT/DR_RX_VALIDH A22 I OVDD MPH0_PCTLI/DR_LINE_STATE0 E21 I/O OVDD MPH0_PCTLI/DR_LINE_STATE1 D21 I/O OVDD MPH0_CLK/DR_RX_VALID C21 I OVDD MPH0_CLK/DR_RX_VALID C21 I OVDD MPH0_CLK/DR_RX_VALID C21 I OVDD MCP_OUT E8 O OVDD MCP_OUT G28 I/O OVDD	MPH0_D3_SPEED/DR_D11_DMMD	A24	I/O	OV _{DD}	—
MPH0_D6_SER_RCV/DR_D14 B23 I/O OV_D MPH0_D7_DRVVBUS/DR_D15_IDPULLUP A23 I/O OV_D MPH0_DXT/DR_RX_ACTIVE_ID D22 I OV_D MPH0_DIR_DPPULLUP/DR_RESET C22 I/O OV_D MPH0_STP_SUSPEND/DR_TX_READY B22 I/O OV_D MPH0_PWRFAULT/DR_RX_VALIDH A22 I OV_D MPH0_PCTLI/DR_LINE_STATE0 E21 I/O OV_D MPH0_PCTLI/DR_LINE_STATE1 D21 I/O OV_D MPH0_CLK/DR_RX_VALID C21 I OV_D MPH0_PCTLI/DR_LINE_STATE1 D21 I/O OV_D MPH0_CLK/DR_RX_VALID C21 I OV_D MPEO_OUT E8 O OV_D IRO_OUT K25, J25, H26, L24, G27 I/O OV_D IRO[GPIO2[13]/CPIO2[13]/CKSTOP_OUT G28 I/O OV_D <td< td=""><td>MPH0_D4_DP/DR_D12_VBUS_VLD</td><td>D23</td><td>I/O</td><td>OV_{DD}</td><td>—</td></td<>	MPH0_D4_DP/DR_D12_VBUS_VLD	D23	I/O	OV _{DD}	—
MPH0_D7_DRVVBUS/DR_D15_IDPULLUP A23 V/O OV_DD MPH0_NXT/DR_RX_ACTIVE_ID D22 I OV_DD MPH0_DIR_DPPULLUP/DR_RESET C22 V/O OV_DD MPH0_STP_SUSPEND/DR_TX_READY B22 V/O OV_DD MPH0_PWRFAULT/DR_RX_VALIDH A22 I OV_DD MPH0_PCTL/OR_LINE_STATEO E21 V/O OV_DD MPH0_PCTL/OR_LINE_STATE0 E21 V/O OV_DD MPH0_PCTL/OR_LINE_STATE1 D21 V/O OV_DD MPH0_PCTLI/DR_RX_VALID C21 I OV_DD MPH0_PCTLI/OR_LINE_STATE1 D21 V/O OV_DD MPF0_OUT E8 O OV_DD MCP_OUT K25, J25, H26, L24, G27 V/O OV_DD IRO[6]/GPI02[13]/T] K25, J25, H26, L24, G27 V/O OV_DD IRO[6]/GPI02[19]/CKSTOP_OUT G28 V/O V/DD_D	MPH0_D5_DM/DR_D13_SESS_END	C23	I/O	OV _{DD}	—
MPH0_NXT/DR_RX_ACTIVE_ID D2 I OV_DD MPH0_NXT/DR_RX_ACTIVE_ID D22 I OV_DD MPH0_DIR_DPPULLUP/DR_RESET C22 I/O OV_DD MPH0_STP_SUSPEND/DR_TX_READY B22 I/O OV_DD MPH0_PWRFAULT/DR_RX_VALIDH A22 I OV_DD MPH0_PCTLO/DR_LINE_STATE0 E21 I/O OV_DD MPH0_PCTL1/DR_LINE_STATE1 D21 I/O OV_DD MPH0_CLK/DR_RX_VALID C21 I OV_DD MPE_OUT E8 O OV_DD 2 MCP_OUT K25, J25, H26, L24, G27 I/O OV_DD	MPH0_D6_SER_RCV/DR_D14	B23	I/O	OV _{DD}	—
MPH0_DIR_DPPULLUP/DR_RESET C22 I/O OV OV MPH0_STP_SUSPEND/DR_TX_READY B22 I/O OV OV OV MPH0_PWRFAULT/DR_RX_VALIDH A22 I OV OV OV OV OV MPH0_PCTLO/DR_LINE_STATEO E21 I/O OV OV<	MPH0_D7_DRVVBUS/DR_D15_IDPULLUP	A23	I/O	OV _{DD}	—
MPH0_STP_SUSPEND/DR_TX_READY B22 I/O OV_DD I MPH0_STP_SUSPEND/DR_TX_READY B22 I/O OV_DD I MPH0_PWRFAULT/DR_RX_VALIDH A22 I OV_DD I MPH0_PCTL0/DR_LINE_STATE0 E21 I/O OV_DD I MPH0_PCTL1/DR_LINE_STATE1 D21 I/O OV_DD I MPH0_CLK/DR_RX_VALID C21 I OV_DD I MCP_OUT E8 O OV_DD 2 IRO/MCP_IN/GPIO2[12] J28 I/O OV_DD I IRO[1/SPIO2[13)/CKSTOP_OUT G28 I/O OV_DD I IRO[1/GPIO2[19]/CKSTOP_OUT J26 I/O OV_DD I EC_MDC Y24 O LV_DD1 I I EC_MDIO Y2	MPH0_NXT/DR_RX_ACTIVE_ID	D22	I	OV _{DD}	—
MPH0_PWRFAULT/DR_RX_VALIDH A22 I OV _{DD} MPH0_PCTL0/DR_LINE_STATE0 E21 I/O OV _{DD} MPH0_PCTL1/DR_LINE_STATE1 D21 I/O OV _{DD} MPH0_CLK/DR_RX_VALID C21 I OV _{DD} MCP_OUT E8 O OV _{DD} 2 IRQ0/MCP_IN/GPIO2[12] J28 I/O OV _{DD} IRQ[1:5/GPIO2[13:17] K25, J25, H26, L24, G27 I/O OV _{DD} IRQ[6/GPIO2[18/CKSTOP_OUT G28 I/O OV _{DD} IRQ[7/GPIO2[19/CKSTOP_IN J26 I/O I/V_DD1 1 EC_MDC Y24 O LV _{DD1} 1 EC_GTX_CL	MPH0_DIR_DPPULLUP/DR_RESET	C22	I/O	OV _{DD}	—
MPH0_PCTL0/DR_LINE_STATE0 E21 I/O OV_DD MPH0_PCTL1/DR_LINE_STATE1 D21 I/O OV_DD MPH0_CLK/DR_RX_VALID C21 I OV_DD MPH0_CLK/DR_RX_VALID C21 I OV_DD MCP_OUT E8 O OV_DD 2 MCP_OUT E8 O OV_DD IRQ0/MCP_IN/GPIO2[12] J28 I/O OV_DD IRQ[6//GPIO2[13:17] K25, J25, H26, L24, G27 I/O OV_DD IRQ[6//GPIO2[18//CKSTOP_OUT G28 I/O OV_DD IRQ[6//GPIO2[19//CKSTOP_IN J26 I/O OV_DD IRQ[7//GPIO2[19//CKSTOP_IN J26 I/O OV_DD EC_MDC Y24 O LV_DD1 11 EC_MDC Y26 I LV_DD1 11 EC_GTX_CLK125 Y26 I LV_DD1 Three-Sped Ethernet Controller (Gigabit Etheret U)	MPH0_STP_SUSPEND/DR_TX_READY	B22	I/O	OV _{DD}	—
MPH0_PCTL1/DR_LINE_STATE1 D21 //O OV_DD MPH0_CLK/DR_RX_VALID C21 I OV_DD MPH0_CLK/DR_RX_VALID C21 I OV_DD MCP_OUT C21 I OV_DD 2 MCP_OUT E8 O OV_DD 2 IRQ0/MCP_IN/GPIO2[12] J28 I/O OV_DD IRQ1:5)/GPIO2[13:17] K25, J25, H26, L24, G27 I/O OV_DD IRQ6//GPIO2[18)/CKSTOP_OUT G28 I/O OV_DD IRQ1/J/GPIO2[19]/CKSTOP_IN J26 I/O OV_DD IRQ1/J/GPIO2[19]/CKSTOP_IN J26 I/O OV_DD IRQ1/J/GPIO2[19]/CKSTOP_IN J26 I/O UV_DD1 EC_MDC Y24 O LV_DD1 EC_MDC Y26 I/O LV_DD1 11 CGIGabit Reference Clock E E C T <	MPH0_PWRFAULT/DR_RX_VALIDH	A22	I	OV _{DD}	—
MPH0_CLK/DR_RX_VALID C21 I OVD MPH0_CLK/DR_RX_VALID C21 I OVD MCP_OUT MCP_OUT E8 O OVD 2 IRQ0/MCP_IN/GPI02[12] J28 I/O OVD IRQ[1:5]/GPI02[13:17] K25, J25, H26, L24, G27 I/O OVD IRQ[6]/GPI02[18]/CKSTOP_OUT G28 I/O OVD IRQ[6]/GPI02[19]/CKSTOP_OUT G28 I/O OVD IRQ[6]/GPI02[19]/CKSTOP_IN J26 I/O OVD IRQ[7]/GPI02[19]/CKSTOP_IN J26 I/O OVD IRQ[7]/GPI02[19]/CKSTOP_IN J26 I/O OVD IRQ[7]/GPI02[19]/CKSTOP_IN J26 I/O I/D EC_MDC Y24 O LVDD1 EC_MDIO Y26 I/O LVDD1 EC_MDIO Y26 I LVDD1 EC_GTX_CLK125	MPH0_PCTL0/DR_LINE_STATE0	E21	I/O	OV _{DD}	—
Programmable Interrupt Controller MCP_OUT E8 O OVDD 2 IRQO/MCP_IN/GPIO2[12] J28 I/O OVDD IRQ[1:5]/GPIO2[13:17] K25, J25, H26, L24, G27 I/O OVDD IRQ[6]/GPIO2[18]/CKSTOP_OUT G28 I/O OVDD IRQ[6]/GPIO2[19]/CKSTOP_IN J26 I/O OVDD IRQ[7]/GPIO2[19]/CKSTOP_IN J26 I/O OVDD EC_MDC Y24 O LVDD1 EC_MDDO Y25 I/O LVDD1 11 EC_GTX_CLK125 Y26 I LVDD1 Three-Speet Ethernet Controller (Gigabit Ethernet I) IVD I TSEC1_COL/GPIO2[20] M26 I/O OVDD TSEC1_COL/GPIO2[21] U25 I/O LVDD1	MPH0_PCTL1/DR_LINE_STATE1	D21	I/O	OV _{DD}	—
MCP_OUT E8 O OV _{DD} 2 IRQO/MCP_IN/GPIO2[12] J28 I/O OV _{DD} IRQ[1:5]/GPIO2[13:17] K25, J25, H26, L24, G27 I/O OV _{DD} IRQ[6]/GPIO2[18]/CKSTOP_OUT G28 I/O OV _{DD} IRQ[6]/GPIO2[19]/CKSTOP_IN J26 I/O OV _{DD} IRQ[7]/GPIO2[19]/CKSTOP_IN J26 I/O OV _{DD} EC_MDC Y24 O LV _{DD1} 11 EC_MDIO Y25 I/O LV _{DD1} 11 EC_GTX_CLK125 Y26 I LV _{DD1} 1 TSEC1_COL/GPIO2[20] M26 I/O OV _{DD} TSEC1_CRS/GPIO2[21] U25 I/O LV _{DD1}	MPH0_CLK/DR_RX_VALID	C21	I	OV _{DD}	—
IRQ IRQ <td>Pro</td> <td>ogrammable Interrupt Controller</td> <td></td> <td></td> <td></td>	Pro	ogrammable Interrupt Controller			
IRQ[1:5]/GPIO2[13:17] K25, J25, H26, L24, G27 I/O OV _{DD} IRQ[6]/GPIO2[13]/CKSTOP_OUT G28 I/O OV _{DD} IRQ[7]/GPIO2[19]/CKSTOP_IN J26 I/O OV _{DD} EC_MDC Ethernet Management Interface EC_MDC Y24 O LV _{DD1} EC_MDIO Y25 I/O LV _{DD1} 11 Gigabit Reference Clock EC_GTX_CLK125 Y26 I LV _{DD1} Three-Spec Ethernet Controller (Gigabit Ethernet 1) TSEC1_COL/GPIO2[20] M26 I/O OV _{DD} TSEC1_CRS/GPIO2[21] U25 I/O LV _{DD1}	MCP_OUT	E8	0	OV _{DD}	2
IRQ[6]/GPIO2[18]/CKSTOP_OUT G28 I/O OV _{DD} IRQ[7]/GPIO2[19]/CKSTOP_IN J26 I/O OV _{DD} Ethernet Management Interface EC_MDC Y24 O LV _{DD1} EC_MDIO Y25 I/O LV _{DD1} 11 Ethernet Clock EC_GTX_CLK125 Y26 I LV _{DD1} Three-Speet Ethernet Controller (Gigabit Ethernet I) TSEC1_COL/GPIO2[20] M26 I/O OV _{DD} TSEC1_CRS/GPIO2[21] U25 I/O LV _{DD1}	IRQ0/MCP_IN/GPIO2[12]	J28	I/O	OV _{DD}	—
IRQ[7]/GPI02[19]/CKSTOP_IN J26 I/O OV _{DD} EC_MDC Y24 O LV _{DD1} EC_MDIO Y25 I/O LV _{DD1} 11 EC_MDIO Y25 I/O LV _{DD1} 11 EC_GTX_CLK125 Y26 I LV _{DD1} 1- TSEC1_COL/GPI02[20] M26 I LV _{DD1} TSEC1_CRS/GPI02[21] M26 I/O OV _{DD}	IRQ[1:5]/GPIO2[13:17]	K25, J25, H26, L24, G27	I/O	OV _{DD}	—
Ethernet Management Interface O LV _{DD1} EC_MDC Y24 O LV _{DD1} EC_MDIO Y25 I/O LV _{DD1} 11 Gigabit Reference Clock EC_GTX_CLK125 Y26 I LV _{DD1} Three-Speet Ethernet Controller (Gigabit Ethernet 1) TSEC1_COL/GPIO2[20] M26 I/O OV _{DD} TSEC1_CRS/GPIO2[21] U25 I/O LV _{DD1}	IRQ[6]/GPIO2[18]/CKSTOP_OUT	G28	I/O	OV _{DD}	—
EC_MDC Y24 O LV _{DD1} EC_MDIO Y25 I/O LV _{DD1} 11 Gigabit Reference Clock EC_GTX_CLK125 Y26 I LV _{DD1} Three-Speet Ethernet Controller (Gigabit Ethernet 1) TSEC1_COL/GPIO2[20] M26 I/O OV _{DD} TSEC1_CRS/GPIO2[21] U25 I/O LV _{DD1}	IRQ[7]/GPIO2[19]/CKSTOP_IN	J26	I/O	OV _{DD}	—
EC_MDIO Y25 I/O LV _{DD1} 11 Gigabit Reference Clock EC_GTX_CLK125 Y26 I LV _{DD1} Three-Speet Ethernet Controller (Gigabit Ethernet 1) TSEC1_COL/GPIO2[20] M26 I/O OV _{DD} TSEC1_CRS/GPIO2[21] U25 I/O LV _{DD1}	E	thernet Management Interface			
Gigabit Reference Clock I LV _{DD1} EC_GTX_CLK125 Y26 I LV _{DD1} Three-Speed Ethernet Controller (Gigabit Ethernet 1) TSEC1_COL/GPI02[20] M26 I/O OV _{DD} TSEC1_CRS/GPI02[21] U25 I/O LV _{DD1}	EC_MDC	Y24	0	LV _{DD1}	—
EC_GTX_CLK125 Y26 I LV _{DD1} Three-Speed Ethernet Controller (Gigabit Ethernet 1) TSEC1_COL/GPI02[20] M26 I/O OV _{DD} TSEC1_CRS/GPI02[21] U25 I/O LV _{DD1}	EC_MDIO	Y25	I/O	LV _{DD1}	11
Three-Speed Ethernet Controller (Gigabit Ethernet 1) TSEC1_COL/GPIO2[20] M26 I/O OV _{DD} TSEC1_CRS/GPIO2[21] U25 I/O LV _{DD1}		Gigabit Reference Clock	_ I	1	
TSEC1_COL/GPIO2[20] M26 I/O OV _{DD} TSEC1_CRS/GPIO2[21] U25 I/O LV _{DD1}	EC_GTX_CLK125	Y26	I	LV _{DD1}	—
TSEC1_CRS/GPIO2[21] U25 I/O LV _{DD1}	Three-Speed	d Ethernet Controller (Gigabit Ether	net 1)	•	
	TSEC1_COL/GPIO2[20]	M26	I/O	OV _{DD}	—
TSEC1_GTX_CLK V24 O LV _{DD1} 3	TSEC1_CRS/GPIO2[21]	U25	I/O	LV _{DD1}	—
	TSEC1_GTX_CLK	V24	0	LV _{DD1}	3



Table 56. MPC8347EA (PBGA) Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes			
TSEC1_RX_CLK	U26	I	LV _{DD1}	—			
TSEC1_RX_DV	U24	I	LV _{DD1}	—			
TSEC1_RX_ER/GPIO2[26]	L28	I/O	OV _{DD}	—			
TSEC1_RXD[7:4]/GPIO2[22:25]	M27, M28, N26, N27	I/O	OV _{DD}	—			
TSEC1_RXD[3:0]	W26, W24, Y28, Y27	I	LV _{DD1}	—			
TSEC1_TX_CLK	N25	I	OV _{DD}	—			
TSEC1_TXD[7:4]/GPIO2[27:30]	N28, P25, P26, P27	I/O	OV _{DD}	—			
TSEC1_TXD[3:0]	V28, V27, V26, W28	0	LV _{DD1}	10			
TSEC1_TX_EN	W27	0	LV _{DD1}	—			
TSEC1_TX_ER/GPIO2[31]	N24	I/O	OV _{DD}	—			
Three-Speed	d Ethernet Controller (Gigabit Ether	rnet 2)					
TSEC2_COL/GPIO1[21]	P28	I/O	OV _{DD}	—			
TSEC2_CRS/GPIO1[22]	AC28	I/O	LV _{DD2}	—			
TSEC2_GTX_CLK	AC27	0	LV _{DD2}	—			
TSEC2_RX_CLK	AB25	I	LV _{DD2}	—			
TSEC2_RX_DV/GPIO1[23]	AC26	I/O	LV _{DD2}	—			
TSEC2_RXD[7:4]/GPIO1[26:29]	R28, T24, T25, T26	I/O	OV _{DD}	—			
TSEC2_RXD[3:0]/GPIO1[13:16]	AA25, AA26, AA27, AA28	I/O	LV _{DD2}	—			
TSEC2_RX_ER/GPIO1[25]	R25	I/O	OV _{DD}	—			
TSEC2_TXD[7]/GPIO1[31]	T27	I/O	OV _{DD}	—			
TSEC2_TXD[6]/DR_XCVR_TERM_SEL	T28	0	OV _{DD}	—			
TSEC2_TXD[5]/DR_UTMI_OPMODE1	U28	0	OV _{DD}	—			
TSEC2_TXD[4]/DR_UTMI_OPMODE0	U27	0	OV _{DD}	—			
TSEC2_TXD[3:0]/GPIO1[17:20]	AB26, AB27, AA24, AB28	I/O	LV _{DD2}	—			
TSEC2_TX_ER/GPIO1[24]	R27	I/O	OV _{DD}	—			
TSEC2_TX_EN/GPIO1[12]	AD28	I/O	LV _{DD2}	3			
TSEC2_TX_CLK/GPIO1[30]	R26	I/O	OV _{DD}	—			
DUART							
UART_SOUT[1:2]/MSRCID[0:1]/LSRCID[0:1]	B4, A4	0	OV _{DD}	—			
UART_SIN[1:2]/MSRCID[2:3]/LSRCID[2:3]	D5, C5	I/O	OV _{DD}	—			
UART_CTS[1]/MSRCID4/LSRCID4	B5	I/O	OV _{DD}	—			
UART_CTS[2]/MDVAL/LDVAL	A5	I/O	OV _{DD}	_			
UART_RTS[1:2]	D6, C6	0	OV _{DD}	—			



Signal	Package Pin Number	Pin Type	Power Supply	Notes
LV _{DD} 1	U20, W25	Power for three-speed Ethernet #1 and for Ethernet management interface I/O (2.5 V, 3.3 V)	LV _{DD} 1	_
LV _{DD} 2	V20, Y23	Power for three-speed Ethernet #2 I/O (2.5 V, 3.3 V)	LV _{DD} 2	—
V _{DD}	J11, J12, J15, K10, K11, K12, K13, K14, K15, K16, K17, K18, K19, L10, L11, L18, L19, M10, M19, N10, N19, P9, P10, P19, R10, R19, R20, T10, T19, U10, U19, V10, V11, V18, V19, W11, W12, W13, W14, W15, W16, W17, W18	Power for core (1.2 V)	V _{DD}	_
OV _{DD}	B27, D3, D11, D19, E15, E23, F5, F8, F11, F14, F17, F20, G24, H23, H24, J6, J14, J17, J18, K4, L9, L20, L23, L25, M6, M9, M20, P5, P20, P23, R6, R9, R24, U23, V4, V6	PCI, 10/100 Ethernet, and other standard (3.3 V)	OV _{DD}	—
MVREF1	AF19	I	DDR reference voltage	—
MVREF2	AE10	I	DDR reference voltage	—
	No Connection			
NC	V1, V2, V5	_	_	_

Table 56. MPC8347EA (PBGA) Pinout Listing (continued)

Notes:

1. This pin is an open-drain signal. A weak pull-up resistor (1 k Ω) should be placed on this pin to OV_{DD}.

- 2. This pin is an open-drain signal. A weak pull-up resistor (2-10 kΩ) should be placed on this pin to OV_{DD}.
- 3. During reset, this output is actively driven rather than three-stated.
- 4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
- 5. This pin should have a weak pull-up if the chip is in PCI host mode. Follow the PCI specifications.

6. This pin must always be tied to GND.

- 7. This pin must always be left not connected.
- 8. Thermal sensitive resistor.

9. It is recommended that MDIC0 be tied to GRD using an 18 Ω resistor and MDIC1 be tied to DDR power using an 18 Ω resistor.

- 10.TSEC1_TXD[3] is required an external pull-up resistor. For proper functionality of the device, this pin must be pulled up or actively driven high during a hard reset. No external pull-down resistors are allowed to be attached to this net.
- 11. A weak pull-up resistor (2–10 k Ω) should be placed on this pin to LV_{DD1}.
- 12. For systems that boot from local bus (GPCM)-controlled NOR flash, a pullup on LGPL4 is required.



Addressed by This Document," for part ordering details and contact your Freescale Sales Representative or authorized distributor for more information.

Characteristic ¹	400 MHz	533 MHz	667 MHz	Unit
e300 core frequency (core_clk)	266–400	266–533	266–667	MHz
Coherent system bus frequency (<i>csb_clk</i>)	100–266	100–333	100–333	MHz
DDR1 memory bus frequency (MCK) ²	100–133	100–133	100–166.67	MHz
DDR2 memory bus frequency (MCK) ³	100–133	100–200	100–200	MHz
Local bus frequency (LCLKn) ⁴	16.67–133	16.67–133	16.67–133	MHz
PCI input frequency (CLKIN or PCI_CLK)	25–66	25–66	25–66	MHz
Security core maximum internal operating frequency	133	133	166	MHz
USB_DR, USB_MPH maximum internal operating frequency	133	133	166	MHz

Table 58. Operating Frequencies for TBGA

¹ The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen so that the resulting *csb_clk*, MCLK, LCLK[0:2], and *core_clk* frequencies do not exceed their respective maximum or minimum operating frequencies. The value of SCCR[ENCCM], SCCR[USBDRCM], and SCCR[USBMPHCM] must be programmed so that the maximum internal operating frequency of the Security core and USB modules does not exceed the respective values listed in this table.

² The DDR data rate is 2x the DDR memory bus frequency.

³ The DDR data rate is 2x the DDR memory bus frequency.

⁴ The local bus frequency is 1/2, 1/4, or 1/8 of the *lbiu_clk* frequency (depending on LCCR[CLKDIV]) which is in turn 1x or 2x the *csb_clk* frequency (depending on RCWL[LBIUCM]).

Table 59 provides the operating frequencies for the MPC8347EA PBGA under recommended operating conditions.

Table 59.	Operating Frequ	encies for PBGA

Parameter ¹	266 MHz	333 MHz	400 MHz	Unit
e300 core frequency (<i>core_clk</i>)	200–266	200–333	200–400	MHz
Coherent system bus frequency (<i>csb_clk</i>)		100–266		MHz
DDR1 memory bus frequency (MCK) ²	100–133		MHz	
DDR2 memory bus frequency (MCK) ³	100–133			MHz
Local bus frequency (LCLKn) ⁴	16.67–133			MHz
PCI input frequency (CLKIN or PCI_CLK)	25–66			MHz
Security core maximum internal operating frequency	133			MHz
USB_DR, USB_MPH maximum internal operating frequency	133			MHz

¹ The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen so that the resulting *csb_clk*, MCLK, LCLK[0:2], and *core_clk* frequencies do not exceed their respective maximum or minimum operating frequencies. The value of SCCR[ENCCM], SCCR[USBDRCM], and SCCR[USBMPHCM] must be programmed so that the maximum internal operating frequency of the Security core and USB modules does not exceed the respective values listed in this table.

² The DDR data rate is 2× the DDR memory bus frequency.



Clocking

and Table 62 show the expected frequency values for the CSB frequency for select *csb_clk* to CLKIN/PCI_SYNC_IN ratios.

			Ir	nput Clock Fre	equency (MHz	2) ²
CFG_CLKIN_DIV at Reset ¹	SPMF <i>csb_clk</i> : Input Clock Ratio ²		16.67	25	33.33	66.67
				<i>csb_clk</i> Free	quency (MHz)	
Low	0010	2 : 1				133
Low	0011	3 : 1			100	200
Low	0100	4 : 1		100	133	266
Low	0101	5 : 1		125	166	333
Low	0110	6 : 1	100	150	200	
Low	0111	7:1	116	175	233	
Low	1000	8 : 1	133	200	266	
Low	1001	9 : 1	150	225	300	
Low	1010	10 : 1	166	250	333	
Low	1011	11 : 1	183	275		1
Low	1100	12 : 1	200	300	-	
Low	1101	13 : 1	216	325	-	
Low	1110	14 : 1	233		_	
Low	1111	15 : 1	250			
Low	0000	16 : 1	266	1		
High	0010	2:1				133
High	0011	3 : 1			100	200
High	0100	4 : 1			133	266
High	0101	5 : 1			166	333
High	0110	6 : 1			200	
High	0111	7:1			233	
High	1000	8:1			L	

Table 61.	CSB Frea	uencv Or	otions for	Host Mode

¹ CFG_CLKIN_DIV selects the ratio between CLKIN and PCI_SYNC_OUT.

² CLKIN is the input clock in host mode; PCI_CLK is the input clock in agent mode.

DDR2 memory may be used at 133 MHz provided that the memory components are specified for operation at this frequency.



VCO divider must be set properly so that the core VCO frequency is in the range of 800–1800 MHz.

RCWL[COREPLL]			aava alki aab alk Datia	VCO Divider ¹	
0–1	2–5	6	<i>core_clk</i> : <i>csb_clk</i> Ratio	VCO Divider	
nn	0000	n	PLL bypassed PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly) (PLL off, <i>csb_clk</i> clocks core directly)		
00	0001	0	1:1	2	
01	0001	0	1:1	4	
10	0001	0	1:1	8	
11	0001	0	1:1	8	
00	0001	1	1.5:1	2	
01	0001	1	1.5:1	4	
10	0001	1	1.5:1	8	
11	0001	1	1.5:1	8	
00	0010	0	2:1	2	
01	0010	0	2:1	4	
10	0010	0	2:1	8	
11	0010	0	2:1	8	
00	0010	1	2.5:1	2	
01	0010	1	2.5:1	4	
10	0010	1	2.5:1	8	
11	0010	1	2.5:1	8	
00	0011	0	3:1	2	
01	0011	0	3:1	4	
10	0011	0	3:1	8	
11	0011	0	3:1	8	

Table 63. e300 Core PLL Configuration

¹ Core VCO frequency = core frequency × VCO divider. The VCO divider must be set properly so that the core VCO frequency is in the range of 800–1800 MHz.



Shin-Etsu MicroSi, Inc. 10028 S. 51st St. Phoenix, AZ 85044 Internet: www.microsi.com

The Bergquist Company 18930 West 78th St. Chanhassen, MN 55317 Internet: www.bergquistcompany.com 888-642-7674

800-347-4572

20.3 Heat Sink Attachment

When heat sinks are attached, an interface material is required, preferably thermal grease and a spring clip. The spring clip should connect to the printed-circuit board, either to the board itself, to hooks soldered to the board, or to a plastic stiffener. Avoid attachment forces that can lift the edge of the package or peel the package from the board. Such peeling forces reduce the solder joint lifetime of the package. The recommended maximum force on the top of the package is 10 lb force (4.5 kg force). Any adhesive attachment should attach to painted or plastic surfaces, and its performance should be verified under the application requirements.

20.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When a heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimize the size of the clearance to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

$$T_J = T_C + (R_{\theta JC} \times P_D)$$

where:

 T_J = junction temperature (°C) T_C = case temperature of the package (°C) $R_{\partial JC}$ = junction-to-case thermal resistance (°C/W) P_D = power dissipation (W)





parts including extended temperatures, refer to the device product summary page on our website listed on the back cover of this document or, contact your local Freescale sales office.

MPC	nnnn	е	t	рр	aa	а	r
Product Code	Part Identifier	Encryption Acceleration	Temperature ¹ Range	Package ²	Processor Frequency ³	Platform Frequency	Revision Level
MPC	8347	Blank = Not included E = included	Blank = 0 to 105°C C = -40 to 105°C	ZU =TBGA VV = PB free TBGA ZQ = PBGA VR = PB Free PBGA	e300 core speed AD = 266 AG = 400 AJ = 533 AL = 667	D = 266 F = 333 ⁴	B = 3.1

Table 70. Part Numbering Nomenclature

Notes:

1. For temperature range = C, processor frequency is limited to 400 (PBGA) with a platform frequency of 266 and up to 533 (TBGA) with a platform frequency of 333

2. See Section 18, "Package and Pin Listings," for more information on available package types.

 Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by Part Number Specifications may support other maximum core frequencies.

4. ALF marked parts support DDR1 data rate up to 333 MHz (at 333 MHz CSB as the 'F' marking implies) and DDR2 data rate up to 400 MHz (at 200 MHz CSB). AJF marked parts support DDR1 and DDR2 data rate up to 333 MHz (at a CSB of 333 MHz).

Table 71 shows the SVR settings by device and package type.

Table 71. SVR Settings


Device	Package	SVR (Rev. 3.0)
MPC8347EA	TBGA	8052_0030
MPC8347A	TBGA	8053_0030
MPC8347EA	PBGA	8054_0030
MPC8347A	PBGA	8055_0030



Document Revision History

22.2 Part Marking

Parts are marked as in the example shown in Figure 45.



Notes:

ATWLYYWW is the traceability code. CCCCC is the country code. MMMMM is the mask number. YWWLAZ is the assembly traceability code.

Figure 45. Freescale Part Marking for TBGA or PBGA Devices

23 Document Revision History

This table provides a revision history of this document.

Rev. Number	Date	Substantive Change(s)	
12	09/2011	 In Section 2.2, "Power Sequencing," added Section 2.2.1, "Power-Up Sequencing" and Figure 4. In Table 25, Table 29 and Table 31, removed the GTX_CLK125. In Table 34, updated t_{MDKHDX} Max value from 170ns to 70ns. 	
11	11/2010	 In Table 56, added overbar to LCS[4] and LCS[5] signals. In Table 55 and Table 56, added note for pin LGPL4. In Section 21.7, "Pull-Up Resistor Requirements, updated the list of open drain type pins. 	
10	05/2010	 In Table 25 through Table 30, changed V_{IL}(min) to V_{IH}(max) to (20%–80%). Added Table 8, "EC_GTX_CLK125 AC Timing Specifications." 	
9	5/2009	 In Section 18.3, "Package Parameters for the MPC8347EA PBGA, changed solder ball for TBGA and PBGA from 95.5 Sn/0.5 Cu/4 Ag to 96.5 Sn/3.5 Ag. In Table 58, updated frequency for DDR2, from 100-200 to 100-133 at core frequency = 533MHz. In Table 59, added two columns for the DDR1 and DDR2 memory bus frequency. In Table 70, footnote 1, changed 667(TBGA) to 533(TBGA). footnote 4, added data rate for DDR1 and DDR2. 	