# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	ARM1136JF-S
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Multimedia; VFP
RAM Controllers	LPDDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	Keypad, KPP, LCD
Ethernet	10/100Mbps (1)
SATA	-
USB	USB 2.0 + PHY (2)
Voltage - I/O	1.8V, 2.0V, 2.5V, 2.7V, 3.0V, 3.3V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	Secure Fusebox, Secure JTAG
Package / Case	400-LFBGA
Supplier Device Package	400-MAPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcimx351avm4b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



The ball map for silicon revision 2.1 is different than the ballmap for silicon revision 2.0. The layout for each revision is not compatible, so it is important that the correct ballmap be used to implement the layout. See Section 5, "Package Information and Pinout."

Table 2 shows the functional differences between the different parts in the i.MX35 family.

Module	MCIMX351	MCIMX353	MCIMX355	MCIMX356	MCIMX357
I2C (3)	Yes	Yes	Yes	Yes	Yes
CSPI (2)	Yes	Yes	Yes	Yes	Yes
SSI/I2S (2)	Yes	Yes	Yes	Yes	Yes
ESAI	Yes	Yes	Yes	Yes	Yes
SPDIF I/O	Yes	Yes	Yes	Yes	Yes
USB HS Host	Yes	Yes	Yes	Yes	Yes
USB OTG	Yes	Yes	Yes	Yes	Yes
FlexCAN (2)	Yes	Yes	Yes	Yes	Yes
MLB	Yes	Yes	Yes	Yes	Yes
Ethernet	Yes	Yes	Yes	Yes	Yes
1-Wire	Yes	Yes	Yes	Yes	Yes
КРР	Yes	Yes	Yes	Yes	Yes
SDIO/MMC (2)	Yes	Yes	Yes	Yes	Yes
SDIO/Memory Stick	Yes	Yes	Yes	Yes	Yes
External Memory Controller (EMC)	Yes	Yes	Yes	Yes	Yes
JTAG	Yes	Yes	Yes	Yes	Yes
PATA	_	Yes	Yes	Yes	Yes
CE-ATA	_	Yes	Yes	Yes	Yes
Image Processing Unit (IPU) (inversion and rotation, pre- and post-processing, camera interface, blending, display controller)	—	Yes	Yes	Yes	Yes
Open VG graphics acceleration (GPU)		Yes		Yes	Yes

Table 2. Functional Differences in the i.MX35 Parts



Block Mnemonic	Block Name	Domain <sup>1</sup>	Subsystem	Brief Description
ESAI	Enhanced serial audio interface	SDMA	Connectivity peripherals	The enhanced serial audio interface (ESAI) provides a full-duplex serial port for serial communication with a variety of serial devices, including industry-standard codecs, SPDIF transceivers, and other DSPs. The ESAI consists of independent transmitter and receiver sections, each section with its own clock generator.
eSDHCv2 (3)	Enhanced secure digital host controller	ARM	Connectivity peripherals	The eSDHCv2 consists of four main modules: CE-ATA, MMC, SD and SDIO. CE-ATA is a hard drive interface that is optimized for embedded applications of storage. The MultiMediaCard (MMC) is a universal, low-cost, data storage and communication media to applications such as electronic toys, organizers, PDAs, and smart phones. The secure digital (SD) card is an evolution of MMC and is specifically designed to meet the security, capacity, performance, and environment requirements inherent in emerging audio and video consumer electronic devices. SD cards are categorized into Memory and I/O. A memory card enables a copyright protection mechanism that complies with the SDMI security standard. SDIO cards provide high-speed data I/O (such as wireless LAN via SDIO interface) with low power consumption. <b>Note:</b> CE-ATA is not available for the MCIMX351.
FEC	Ethernet	SDMA	Connectivity peripherals	The Ethernet media access controller (MAC) is designed to support both 10 and 100 Mbps Ethernet/IEEE 802.3 networks. An external transceiver interface and transceiver function are required to complete the interface to the media
GPIO(3)	General purpose I/O modules	ARM	Pins	Used for general purpose input/output to external ICs. Each GPIO module supports 32 bits of I/O.
GPT	General purpose timers	ARM	Timer peripherals	Each GPT is a 32-bit free-running or set-and-forget mode timer with a programmable prescaler and compare and capture registers. A timer counter value can be captured using an external event and can be configured to trigger a capture event on either the leading or trailing edges of an input pulse. When the timer is configured to operate in set-and-forget mode, it is capable of providing precise interrupts at regular intervals with minimal processor intervention. The counter has output compare logic to provide the status and interrupt at comparison. This timer can be configured to run either on an external clock or on an internal clock.
GPU2D	Graphics processing unit 2Dv1	ARM	Multimedia peripherals	This module accelerates OpenVG and GDI graphics. Note: Not available for the MCIMX351.

Table 4.	Digital and	Analog	Modules	(continued)	١
	Digital and	Analog	Modules	Commuca	,



# 4.1.2 Interface Frequency Limits

Table 9 provides information on interface frequency limits.

### Table 9. Interface Frequency

ID	Parameter	Symbol	Min.	Тур.	Max.	Units
1	JTAG TCK Frequency	f <sub>JTAG</sub>	DC	5	10	MHz

## 4.2 **Power Modes**

Table 10 provides descriptions of the power modes of the i.MX35 processor.

Table 10. i.MX35 Power Modes

Power Mode	Description	QVCC (ARM/L2 Peripheral)		MVDD/PVDD		OSC24M_VDD OSC_AUDO_VDD	
		Тур.	Max.	Тур.	Max.	Тур.	Max.
Wait	<ul> <li>VDD1,2,3,4 = 1.1 V (min.)</li> <li>ARM is in wait for interrupt mode.</li> <li>MAX is active.</li> <li>L2 cache is kept powered.</li> <li>MCU PLL is on (400 MHz)</li> <li>PER PLL is off (can be configured) (default: 300 MHz)</li> <li>Module clocks are gated off (can be configured by CGR register).</li> <li>OSC 24M is ON.</li> <li>OSC audio is off (can be configured).</li> <li>RNGC internal osc is off.</li> </ul>	16 mA	170 mA	7.2 mA	14 mA	1.2 mA	3 mA
Doze	<ul> <li>VDD1,2,3,4 = 1.1 V (min.)</li> <li>ARM is in wait for interrupt mode.</li> <li>MAX is halted.</li> <li>L2 cache is kept powered.</li> <li>L2 cache control logic off.</li> <li>AWB enabled.</li> <li>MCU PLL is on(400 MHz)</li> <li>PER PLL is off (can be configured).</li> <li>(300 Mhz).</li> <li>Module clocks are gated off (can be configured by CGR register).</li> <li>OSC 24M is ON.</li> <li>OSC audio is off (can be configured)</li> <li>RNGC internal osc is off</li> </ul>	12.4 mA	105 mA	7.2 mA	14 mA	1.2 mA	3 mA



### NOTE

Deviation from these sequences may also result in one or more of the following:

- Excessive current during power-up phase
- Prevent the device from booting
- Programming of unprogrammed fuses

## 4.3.1 Powering Up

The power-up sequence should be completed as follows:

- 1. Assert Power on Reset ( $\overline{POR}$ ).
- 2. Turn on digital logic domain and IO power supply: VDDn, NVCCx
- 3. Wait until VDD*n* and NVCC*x* power supplies are stable +  $32 \mu s$ .
- Turn on all other power supplies: PHY1\_VDDA, USBPHY1\_VDDA\_BIAS, PHY2\_VDD, USBPHY1\_UPLLVDD, OSC24M\_VDD, OSC\_AUDIO\_VDD, MVDD, PVDD, FUSEVDD. (Always FUSE\_VDD should be connected to ground, except when eFuses are to be programmed.)
- 5. Wait until PHY1\_VDDA, USBPHY1\_VDDA\_BIAS, PHY2\_VDD, USBPHY1\_UPLLVDD, OSC24M\_VDD, OSC\_AUDIO\_VDD, MVDD, PVDD, (FUSEVDD, optional). Power supplies are stable + 100 μs.
- 6. Deassert the  $\overline{POR}$  signal.



Power Supply	Voltage (V)	Max Current (mA)
QVCC	1.47	400
MVDD, PVDD	1.65	20
NVCC_EMI1, NVCC_EMI2, NVCC_EMI3, NVCC_LCDC, NVCC_NFC	1.9	90
FUSE_VDD <sup>1</sup>	3.6	62
NVCC_MISC, NVCC_CSI, NVCC_SDIO, NVCC_CRM, NVCC_ATA, NVCC_MLB, NVCC_JTAG	3.6	60
OSC24M_VDD, OSC_AUDIO_VDD, PHY1_VDDA, PHY2_VDD, USBPHY1_UPLLVDD, USBPHY1_VDDA_BIAS	3.6	25

#### Table 11. Power Consumption

This rail is connected to ground; it only needs a voltage if eFuses are to be programmed. FUSE\_VDD should be supplied by following the power up sequence given in Section 4.3.1, "Powering Up."

The method for obtaining max current is as follows:

- 1. Measure worst case power consumption on individual rails using directed test on i.MX35.
- 2. Correlate worst case power consumption power measurements with worst case power consumption simulations.
- 3. Combine common voltage rails based on power supply sequencing requirements
- 4. Guard band worst case numbers for temperature and process variation. Guard band is based on process data and correlated with actual data measured on i.MX35.
- 5. The sum of individual rails is greater than real world power consumption, as a real system does not typically maximize power consumption on all peripherals simultaneously.

# 4.6 Thermal Characteristics

The thermal resistance characteristics for the device are given in Table 12. These values were measured under the following conditions:

- Two-layer substrate
- Substrate solder mask thickness: 0.025 mm
- Substrate metal thicknesses: 0.016 mm
- Substrate core thickness: 0.200 mm
- Core via I.D: 0.168 mm, Core via plating 0.016 mm.
- Full array map design, but nearly all balls under die are power or ground.
- Die Attach: 0.033 mm non-conductive die attach, k = 0.3 W/m K
- Mold compound: k = 0.9 W/m K

#### Table 12. Thermal Resistance Data

Rating	Condition	Symbol	Value	Unit
Junction to ambient <sup>1</sup> natural convection	Single layer board (1s)	R <sub>eJA</sub>	53	°C/W
Junction to ambient <sup>1</sup> natural convection	Four layer board (2s2p)	R <sub>eJA</sub>	30	°C/W



Table 14 shows the DC electrical characteristics for GPIO, DDR2, mobile DDR, and SDRAM pins. The term NVCC refers to the power supply voltage that feeds the I/O of the module in question. For example, NVCC for the SD/MMC interface refers to NVCC\_SDIO.

Pin	DC Electrical Characteristics	Symbol	Test Condition	Min.	Тур.	Max.	Unit
GPIO	High-level output voltage	Voh	loh = -1 mA loh = specified drive	NVCC - 0.15 0.8 × NVCC		_	V
	Low-level output voltage	Vol	lol = 1 mA lol = specified drive	_		0.15 0.2 × NVCC	V
	High-level output current for slow mode (Voh = $0.8 \times NVCC$ )	loh	Standard drive High drive Max. drive	-2.0 -4.0 -8.0	_	_	mA
	High-level output current for fast mode (Voh = $0.8 \times NVCC$ )	loh	Standard drive High drive Max. drive	-4.0 -6.0 -8.0	_	_	mA
	Low-level output current for slow mode (Voh = 0.2 × NVCC)	lol	Standard drive High drive Max. drive	2.0 4.0 8.0	_	_	mA
	Low-level output currentIolStandard drivefor fast modeHigh drive(Voh = 0.2 × NVCC)Max. drive		Standard drive High drive Max. drive	4.0 6.0 8.0	_	_	mA
	High-level DC Input Voltage with 1.8 V, 3.3 V NVCC (for digital cells in input mode)	VIH	— 0.7 × NVCC			NVCC	V
	Low-level DC Input Voltage with 1.8 V, 3.3 V NVCC (for digital cells in input mode	VIL	_	–0.3 V		0.3 × NVCC	V
	Input Hysteresis	VHYS	OVDD = 3.3 V OVDD = 1.8 V	_	410 330	—	mV
	Schmitt trigger VT+	VT+	—	0.5  imes NVCC	—		V
	Schmitt trigger VT-	VT–	—	—	_	$0.5\times\text{NVCC}$	V
	Pull-up resistor (22 kΩ PU)	Rpu	Vi = 0	_	22		kΩ
	Pull-up resistor (47 kΩ PU)	Rpu	Vi = 0	_	47		kΩ
	Pull-up resistor (100 kΩ PU)	Rpu	Vi = 0	_	100	_	kΩ
	Pull-down resistor (100 k $\Omega$ PD)	Rpd	Vi = NVCC	—	100	_	kΩ
	External resistance to pull keeper up when enabled	Rkpu	lpu > 620 μA @ min Vddio = 3.0 V	_	—	4.8	kΩ
	External resistance to pull keeper down when enabled	Rkpd	lpu > 510 μA @min Vddio = 3.0 V	_	_	5.9	kΩ

### Table 14. I/O Pin DC Electrical Characteristics



# 4.9.4 Embedded Trace Macrocell (ETM) Electrical Specifications

ETM is an ARM protocol. The timing specifications in this section are given as a guide for a test point access (TPA) that supports TRACECLK frequencies up to 133 MHz.

Figure 9 depicts the TRACECLK timings of ETM, and Table 30 lists the timing parameters.

### Figure 9. ETM TRACECLK Timing Diagram

### Table 30. ETM TRACECLK Timing Parameters

ID	Parameter	Min.	Max.	Unit
T <sub>cyc</sub>	Clock period	Frequency dependent	—	ns
T <sub>wl</sub>	Low pulse width	2	—	ns
T <sub>wh</sub>	High pulse width	2	—	ns
T <sub>r</sub>	Clock and data rise time	—	3	ns
T <sub>f</sub>	Clock and data fall time	—	3	ns

Figure 10 depicts the setup and hold requirements of the trace data pins with respect to TRACECLK, and Table 31 lists the timing parameters.

### Figure 10. Trace Data Timing Diagram

#### Table 31. ETM Trace Data Timing Parameters

ID	Parameter	Min.	Max.	Unit
Ts	Data setup	2	—	ns
T <sub>h</sub>	Data hold	1	—	ns

### 4.9.4.1 Half-Rate Clocking Mode

When half-rate clocking is used, the trace data signals are sampled by the TPA on both the rising and falling edges of TRACECLK, where TRACECLK is half the frequency of the clock shown in Figure 10. The same  $T_s$  and  $T_h$  parameters from Table 31 still apply with respect to the falling edge of the TRACECLK signal.



No.	Characteristics <sup>1,2</sup>	Symbol	Expression <sup>2</sup>	Min.	Max.	Condition <sup>3</sup>	Unit
80	SCKT rising edge to FST out (wr) high <sup>5</sup>				20.0 10.0	x ck i ck	ns
81	SCKT rising edge to FST out (wr) low <sup>5</sup>	_	_		22.0 12.0	x ck i ck	ns
82	SCKT rising edge to FST out (wl) high	_	_		19.0 9.0	x ck i ck	ns
83	SCKT rising edge to FST out (wl) low	_	_		20.0 10.0	x ck i ck	ns
84	SCKT rising edge to data out enable from high impedance	_	_		22.0 17.0	x ck i ck	ns
86	SCKT rising edge to data out valid	_	_		18.0 13.0	x ck i ck	ns
87	SCKT rising edge to data out high impedance <sup>67</sup>	_	_		21.0 16.0	x ck i ck	ns
89	FST input (bl, wr) setup time before SCKT falling edge <sup>5</sup>	_	_	2.0 18.0	_	x ck i ck	ns
90	FST input (wl) setup time before SCKT falling edge			2.0 18.0	_	x ck i ck	ns
91	FST input hold time after SCKT falling edge	_	—	4.0 5.0	_	x ck i ck	ns

#### Table 46. Enhanced Serial Audio Interface Timing (continued)

<sup>1</sup> i ck = internal clock x ck = external clock

i ck a = internal clock, asynchronous mode

(asynchronous implies that SCKT and SCKR are two different clocks)

i ck s = internal clock, synchronous mode

(synchronous implies that SCKT and SCKR are the same clock)

- <sup>2</sup> bl = bit length
  - wl = word length
  - wr = word length relative
- <sup>3</sup> SCKT(SCKT pin) = transmit clock SCKR(SCKR pin) = receive clock FST(FST pin) = transmit frame sync FSR(FSR pin) = receive frame sync HCKT(HCKT pin) = transmit high frequency clock HCKR(HCKR pin) = receive high frequency clock
- <sup>4</sup> For the internal clock, the external clock cycle is defined by lcyc and the ESAI control register.
- <sup>5</sup> The word-relative frame sync signal waveform relative to the clock operates in the same manner as the bit-length frame sync signal waveform, but it spreads from one serial clock before the first bit clock (like the bit length frame sync signal), until the second-to-last bit clock of the first word in the frame.

<sup>6</sup> Periodically sampled and not 100% tested.



# 4.9.8 Fast Ethernet Controller (FEC) AC Electrical Specifications

This section describes the electrical information of the FEC module. The FEC is designed to support both 10- and 100-Mbps Ethernet networks. An external transceiver interface and transceiver function are required to complete the interface to the media. The FEC supports the 10/100 Mbps Media Independent Interface (MII) using a total of 18 pins. The 10-Mbps 7-wire interface that is restricted to a 10-Mbps data rate uses seven of the MII pins for connection to an external Ethernet transceiver.

### 4.9.8.1 FEC AC Timing

This section describes the AC timing specifications of the FEC. The MII signals are compatible with transceivers operating at a voltage of 3.3 V.

### 4.9.8.2 MII Receive Signal Timing

The MII receive timing signals consist of FEC\_RXD[3:0], FEC\_RX\_DV, FEC\_RX\_ER, and FEC\_RX\_CLK. The receiver functions correctly up to a FEC\_RX\_CLK maximum frequency of 25 MHz + 1%. There is no minimum frequency requirement. Additionally, the processor clock frequency must exceed twice the FEC\_RX\_CLK frequency. Table 48 lists MII receive channel timings.

Num.	Characteristic <sup>1</sup>	Min.	Max.	Unit
M1	FEC_RXD[3:0], FEC_RX_DV, FEC_RX_ER to FEC_RX_CLK setup	5	_	ns
M2	FEC_RX_CLK to FEC_RXD[3:0], FEC_RX_DV, FEC_RX_ER hold	5	_	ns
M3	FEC_RX_CLK pulse width high	35%	65%	FEC_RX_CLK period
M4	FEC_RX_CLK pulse width low	35%	65%	FEC_RX_CLK period

#### Table 48. MII Receive Signal Timing

<sup>1</sup> FEC\_RX\_DV, FEC\_RX\_CLK, and FEC\_RXD0 have the same timing when in 10 Mbps 7-wire interface mode.

Figure 39 shows the MII receive signal timings listed in Table 48.



Figure 39. MII Receive Signal Timing Diagram



### 4.9.13.1 Synchronous Interfaces

This section discusses the interfaces to active matrix TFT LCD panels, Sharp HR-TFT, and dual-port smart displays.

### 4.9.13.1.4 Interface to Active Matrix TFT LCD Panels, Functional Description

Figure 47 depicts the LCD interface timing for a generic active matrix color TFT panel. In this figure, signals are shown with negative polarity. The sequence of events for active matrix interface timing is as follows:

- DISPB\_D3\_CLK latches data into the panel on its negative edge (when positive polarity is selected). In active mode, DISPB\_D3\_CLK runs continuously.
- DISPB\_D3\_HSYNC causes the panel to start a new line.
- DISPB\_D3\_VSYNC causes the panel to start a new frame. It always encompasses at least one HSYNC pulse.
- DISPB\_D3\_DRDY acts like an output enable signal to the CRT display. This output enables the data to be shifted to the display. When disabled, the data is invalid and the trace is off.

	DISPB_D3_VSYNC	LINE 1 LINE 2 LINE 3 LINE 4 LINE n - 1 LINE n	_
$\left( \right)$	DISPB_D3_HSYNC		- )
	DISPB_D3_DRDY		
	DISPB_D3_CLK	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	_
C	DISPB_D3_DATA		Z

Figure 47. Interface Timing Diagram for TFT (Active Matrix) Panels

### 4.9.13.1.5 Interface to Active Matrix TFT LCD Panels, Electrical Characteristics

Figure 48 depicts the horizontal timing (timing of one line), including both the horizontal sync pulse and the data. All figure parameters shown are programmable. The timing images correspond to inverse polarity



Figure 64 depicts timing of the 5-wire serial interface (Type 1). For this interface, a separate RS line is added. When a burst is transmitted within a single active chip select interval, the RS can be changed at boundaries of words.



Figure 64. 5-Wire Serial Interface (Type 1) Timing Diagram



Signal	Parameter	Symbol	Stan	dards	Unit
Cigilai	i di dificici	Cymbol	Min.	Max.	Onit
MSHC_DATA	Setup time	tDsu	5	—	ns
	Hold time	tDh	5	—	ns
	Output delay time	tDd	_	15	ns

 Table 60. Serial Interface Timing Parameters<sup>1</sup> (continued)

<sup>1</sup> Timing is guaranteed for NVCC from 2.7 V through 3.1 V and up to a maximum overdrive NVCC of 3.3 V. See NVCC restrictions described in Table 61.

Signal	Boromotor	Symbol	Stand	Unit	
Signai	Parameter	Symbol	Min.	Max.	Unit
MSHC_SCLK	Cycle	tSCLKc	25	_	ns
	H pulse length	tSCLKwh	5	_	ns
	L pulse length	tSCLKwl	5	_	ns
	Rise time	tSCLKr	—	10	ns
	Fall time	tSCLKf	—	10	ns
MSHC_BS	Setup time	tBSsu	8	_	ns
	Hold time	tBSh	1	_	ns
MSHC_DATA	Setup time	tDsu	8	_	ns
	Hold time	tDh	1	_	ns
	Output delay time	tDd	—	15	ns

### Table 61. Parallel Interface Timing Parameters<sup>1</sup>

<sup>1</sup> Timing is guaranteed for NVCC from 2.7 V through 3.1 V and up to a maximum overdrive NVCC of 3.3 V. See the NVCC restrictions described in Table 8.

### 4.9.15 MediaLB Controller Electrical Specifications

This section describes the electrical information of the MediaLB Controller module.

Table 62. MLB 256/512 Fs Timing Parameters

Parameter	Symbol	Min	Тур	Max	Units	Comment
MLBCLK operating frequency <sup>1</sup>	f <sub>mck</sub>	11.264	12.288 24.576	24.6272 25.600	MHz	Min: $256 \times Fs$ at 44.0 kHz Typ: $256 \times Fs$ at 48.0 kHz Typ: $512 \times Fs$ at 48.0 kHz Max: $512 \times Fs$ at 48.1 kHz Max: $512 \times Fs$ PLL unlocked
MLBCLK rise time	t <sub>mckr</sub>	—	—	3	ns	V <sub>IL</sub> TO V <sub>IH</sub>



# 4.9.17 Parallel ATA Module AC Electrical Specifications

The parallel ATA module can work on PIO/multiword DMA/ultra-DMA transfer modes (not available for the MCIMX351). Each transfer mode has a different data transfer rate, Ultra DMA mode 4 data transfer rate is up to 100 MBps.

The parallel ATA module interface consists of a total of 29 pins. Some pins have different functions in different transfer modes. There are various requirements for timing relationships among the function pins, in compliance with the ATA/ATAPI-6 specification, and these requirements are configurable by the ATA module registers.

# 4.9.17.1 General Timing Requirements

Table 67 and Figure 74 define the AC characteristics of the interface signals on all data transfer modes.

ID	Parameter	Symbol	Min.	Max.	Unit
SI1	Rising edge slew rate for any signal on the ATA interface <sup>1</sup>	S <sub>rise</sub> <sup>1</sup>		1.25	V/ns
SI2	Falling edge slew rate for any signal on the ATA interface <sup>1</sup>	S <sub>fall</sub> <sup>1</sup>		1.25	V/ns
SI3	Host interface signal capacitance at the host connector	Chost	_	20	pF

Table 67. AC Characteristics of All Interface Signals

SRISE and SFALL meet this requirement when measured at the sender's connector from 10–90% of full signal amplitude with all capacitive loads from 15 pF through 40 pF, where all signals have the same capacitive load value.

ATA Interface Signals



Figure 74. ATA Interface Signals Timing Diagram

### 4.9.17.2 ATA Electrical Specifications (ATA Bus, Bus Buffers)

This section discusses ATA parameters. For a detailed description, refer to the ATA-6 specification.

Level shifters are required for 3.3-V or 5.0-V compatibility on the ATA interface.

The use of bus buffers introduces delays on the bus and introduces skew between signal lines. These factors make it difficult to operate the bus at the highest speed (UDMA-5) when bus buffers are used. Use of bus buffers is not recommended if fast UDMA mode is required.

The ATA specification imposes a slew rate limit on the ATA bus. According to this limit, any signal driven on the bus should have a slew rate between 0.4 and 1.2 V/ns with a 40 pF load. Few vendors of bus buffers specify the slew rate of the outgoing signals.

When bus buffers are used the ata\_data bus buffer is bidirectional, and uses the direction control signal ata\_buffer\_en. When ata\_buffer\_en is asserted, the bus should drive from host to device. When



### Figure 81. UDMA-In Device Terminates Transfer Timing Diagram

ATA Parameter	Parameters from Figure 79, Figure 80, Figure 81	Description	Controlling Variable
tack	tack	tack (min.) = (time_ack $\times$ T) – (tskew1 + tskew2)	time_ack
tenv	tenv	tenv (min.) = (time_env $\times$ T) – (tskew1 + tskew2) tenv (max.) = (time_env $\times$ T) + (tskew1 + tskew2)	time_env
tds	tds1	$tds - (tskew3) - ti_ds > 0$	tskew3, ti_ds, ti_dh
tdh	tdh1	$tdh - (tskew3) - ti_dh > 0$	should be low enough
tcyc	tc1	(tcyc – tskew > T	T big enough
trp	trp	trp (min.) = time_rp $\times$ T – (tskew1 + tskew2 + tskew6)	time_rp
_	tx1 <sup>1</sup>	$(time\_rp \times T) - (tco + tsu + 3T + 2 \times tbuf + 2 \times tcable2) > trfs (drive)$	time_rp
tmli	tmli1	tmli1 (min.) = (time_mlix + 0.4) × T	time_mlix
tzah	tzah	tzah (min.) = (time_zah + 0.4) × T	time_zah
tdzfs	tdzfs	$tdzfs = (time_dzfs \times T) - (tskew1 + tskew2)$	time_dzfs
tcvh	tcvh	$tcvh = (time_cvh \times T) - (tskew1 + tskew2)$	time_cvh
	ton toff	ton = time_on $\times$ T - tskew1 toff = time_off $\times$ T - tskew1	_

### Table 72. UDMA-In Burst Timing Parameters

<sup>1</sup> There is a special timing requirement in the ATA host that requires the internal DIOW to go high three clocks after the last active edge on the DSTROBE signal. The equation given on this line tries to capture this constraint.

2. Make ton and toff large enough to avoid bus contention.



### Figure 84. UDMA-Out Device Terminates Transfer Timing Diagram

Table 73.	UDMA-Out	Burst Timing	Parameters

ATA Parameter	Parameter from Figure 82, Figure 83, Figure 84	Value	Controlling Variable
tack	tack	tack (min.) = (time_ack $\times$ T) – (tskew1 + tskew2)	time_ack
tenv	tenv	tenv (min.) = (time_env $\times$ T) – (tskew1 + tskew2) tenv (max.) = (time_env $\times$ T) + (tskew1 + tskew2)	time_env
tdvs	tdvs	$tdvs = (time_dvs \times T) - (tskew1 + tskew2)$	time_dvs
tdvh	tdvh	$tdvs = (time_dvh \times T) - (tskew1 + tskew2)$	time_dvh
tcyc	tcyc	$tcyc = time_cyc \times T - (tskew1 + tskew2)$	time_cyc
t2cyc	—	$t2cyc = time_cyc \times 2 \times T$	time_cyc
trfs1	trfs	$trfs = 1.6 \times T + tsui + tco + tbuf + tbuf$	—
—	tdzfs	$tdzfs = time_dzfs \times T - (tskew1)$	time_dzfs
tss	tss	tss = time_ss × T – (tskew1 + tskew2)	time_ss
tmli	tdzfs_mli	tdzfs_mli = max. (time_dzfs, time_mli) × T – (tskew1 + tskew2)	—
tli	tli1	tli1 > 0	—
tli	tli2	tli2 > 0	—
tli	tli3	tli3 > 0	—
tcvh	tcvh	$tcvh = (time_cvh \times T) - (tskew1 + tskew2)$	time_cvh
_	ton toff	$\begin{array}{l} ton = time\_on \times T - tskew1 \\ toff = time\_off \times T - tskew1 \end{array}$	—



No.	Parameter	Signal Name	Direction	Min.	Max.	Unit	Condition/ Reference Signal
US28	Rx skew	USB_DAT_VP	In	-4.0	+4.0	ns	USB_SE0_VM
US29	Rx skew	USB_RCV	In	-6.0	+2.0	ns	USB_DAT_VP

#### Table 91. USB Port Timing Specification in VP\_VM Bidirectional Mode (continued)

### 4.9.24.4 VP\_VM Unidirectional Mode

Table 92 defines the signals for VP\_VM unidirectional mode. Figure 106 and Figure 107 show the transmit and receive waveforms respectively.

Name	Direction	Signal Description
USB_TXOE_B	Out	Transmit enable, active low
USB_DAT_VP	Out	Tx VP data when USB_TXOE_B is low
USB_SE0_VM	Out	Tx VM data when USB_TXOE_B is low
USB_VP1	In	Rx VP data when USB_TXOE_B is high
USB_VM1	In	Rx VM data when USB_TXOE_B is high
USB_RCV	In	Differential Rx data

### Table 92. Signal Definitions—VP\_VM Unidirectional Mode







# 5 Package Information and Pinout

This section includes the following:

- Mechanical package drawing
- Pin/contact assignment information



# 5.1 MAPBGA Production Package 1568-01, $17 \times 17$ mm, 0.8 Pitch

See Figure 108 for the package drawing and dimensions of the production package.

Figure 108. Production Package: Mechanical Drawing



Signal ID	Ball Location
CTS2	G5
D0	A2
D1	D4
D10	D2
D11	E6
D12	E3
D13	F5
D14	D1
D15	E2
D2	B2
D3	E5
D3_CLS	L17
D3_DRDY	L20
D3_FPSHIFT	L15
D3_HSYNC	L18
D3_REV	M17
D3_SPL	M18
D3_VSYNC	M19
D4	C3
D5	B1
D6	D3
D7	C2
D8	C1
D9	E4
DE_B	W19
DQM0	B19
SDCKE1	D17
DQM2	D16
DQM3	C18
EB0	F18
EB1	F16
ECB	D19
EXT_ARMCLK	V8
EXTAL_AUDIO	W20
EXTAL24M	T20
FEC_COL	P3
FEC_CRS	N5
FEC_MDC	R1
FEC_MDIO	P1
FEC_RDATA0	P2
FEC_RDATA1	N2
FEC_RDATA2	M3
FEC_RDATA3	N1
FEC_RX_CLK	R2
FEC_RX_DV	T2
FEC_RX_ERR	N3

### Table 95. Silicon Revision 2.1 Signal Ball Map Locations (continued)

Signal ID	Ball Location
FEC_TDATA0	P5
FEC_TDATA1	M4
FEC_TDATA2	M5
FEC_TDATA3	L6
FEC_TX_CLK	P4
FEC_TX_EN	T1
FEC_TX_ERR	N4
FSR	K5
FST	J1
FUSE_VDD	P13
FUSE_VSS	M11
GPIO1_0	T11
GPIO1_1	Y11
GPIO2_0	U11
GPIO3_0	V11
HCKR	K2
HCKT	J5
I2C1_CLK	M20
I2C1_DAT	N17
I2C2_CLK	L3
I2C2_DAT	M1
LBA	D20
LD0	F20
LD1	G18
LD10	H20
LD11	J18
LD12	J16
LD13	J19
LD14	J17
LD15	J20
LD16	K14
LD17	K19
LD18	K18
LD19	K20
LD2	G17
LD20	K16
LD21	K17
LD22	K15
LD23	L19
LD3	G16
LD4	G19
LD5	H16
LD6	H18
LD7	G20
LD8	H17
LD9	H19



#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MCIMX35SR2AEC Rev. 10 06/2012 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM is the registered trademark of ARM Limited. ARM1136JF-S is the trademark of ARM Limited.

© 2012 Freescale Semiconductor, Inc.



