# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	-
Number of Cores/Bus Width	-
Speed	-
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	-
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	-
Operating Temperature	-
Security Features	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcimx356ajq5c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 1.3 Block Diagram

Figure 1 is the i.MX35 simplified interface block diagram.



Figure 1. i.MX35 Simplified Interface Block Diagram

# 2 Functional Description and Application Information

The i.MX35 consists of the following major subsystems:

- ARM1136 Platform—AP domain
- SDMA Platform and EMI—Shared domain

# 2.1 Application Processor Domain Overview

The applications processor (AP) and its domain are responsible for running the operating system and applications software, providing the user interface, and supplying access to integrated and external peripherals. The AP domain is built around an ARM1136JF-S core with 16-Kbyte instruction and data L1 caches, an MMU, a 128-Kbyte L2 cache, a multiported crossbar switch, and advanced debug and trace interfaces.



The i.MX35 core is intended to operate at a maximum frequency of 532 MHz to support the required multimedia use cases. Furthermore, an image processing unit (IPU) is integrated into the AP domain to offload the ARM11 core from performing functions such as color space conversion, image rotation and scaling, graphics overlay, and pre- and post-processing.

The functionality of AP Domain peripherals includes the user interface; the connectivity, display, security, and memory interfaces; and 128 Kbytes of multipurpose SRAM.

# 2.2 Shared Domain Overview

The shared domain is composed of the shared peripherals, a smart DMA engine (SDMA) and a number of miscellaneous modules. For maximum flexibility, some peripherals are directly accessible by the SDMA engine.

The i.MX35 has a hierarchical memory architecture including L1 caches and a unified L2 cache. This reduces the bandwidth demands for the external bus and external memory. The external memory subsystem supports a flexible external memory system, including support for SDRAM (SDR, DDR2 and mobile DDR) and NAND Flash.

# 2.3 Advanced Power Management Overview

To address the continuing need to reduce power consumption, the following techniques are incorporated in the i.MX35:

- Clock gating
- Power gating
- Power-optimized synthesis
- Well biasing

The insertion of gating into the clock paths allows unused portions of the chip to be disabled. Because static CMOS logic consumes only leakage power, significant power savings can be realized.

"Well biasing" is applying a voltage that is greater than  $V_{DD}$  to the nwells, and one that is lower than  $V_{SS}$  to the pwells. The effect of applying this well back bias voltage reduces the subthreshold channel leakage. For the 90-nm digital process, it is estimated that the subthreshold leakage is reduced by a factor of ten over the nominal leakage. Additionally, the supply voltage for internal logic can be reduced from 1.4 V to 1.22 V.

# 2.4 ARM11 Microprocessor Core

The CPU of the i.MX35 is the ARM1136JF-S core, based on the ARM v6 architecture. This core supports the ARM Thumb<sup>®</sup> instruction sets, features Jazelle<sup>®</sup> technology (which enables direct execution of Java byte codes) and a range of SIMD DSP instructions that operate on 16-bit or 8-bit data values in 32-bit registers.

The ARM1136JF-S processor core features are as follows:

- Integer unit with integral  $EmbeddedICE^{TM}$  logic
- Eight-stage pipeline



Figure 2 shows the power-up sequence and timing.

Figure 2. i.MX35 Power-Up Sequence and Timing

## 4.3.2 Powering Down

The power-up sequence in reverse order is recommended for powering down. However, all power supplies can be shut down at the same time.

# 4.4 Reset Timing

There are two ways of resetting the i.MX35 using external pins:

- Power On Reset (using the POR\_B pin)
- System Reset (using the RESET\_IN\_B pin)

## 4.4.1 Power On Reset

POR\_B is normally connected to a power management integrated circuit (PMIC). The PMIC asserts POR\_B while the power supplies are turned on and negates POR\_B after the power up sequence is finished. See Figure 2.



Parameter	Symbol	Test Condition	Min. Rise/Fall	Тур.	Max. Rise/Fall	Units
Duty cycle	Fduty	—	40	_	60	%
Output pin slew rate (max. drive)	tps	25 pF 50 pF	0.40/0.57 0.25/0.36	0.72/0.97 0.43/0.61	1.2/1.5 0.72/0.95	V/ns
Output pin slew rate (high drive)	tps	25 pF 50 pF	0.38/0.48 0.20/0.30	0.59/0.81 0.34/0.50	0.98/1.27 0.56/0.72	V/ns
Output pin slew rate (standard drive)	tps	25 pF 50 pF	0.23/0.32 0.13/0.20	0.40/0.55 0.23/0.34	0.66/0.87 0.38/0.52	V/ns
Output pin di/dt (max. drive)	tdit	25 pF 50 pF	7 7	43 46	112 118	mA/ns
Output pin di/dt (high drive)	tdit	25 pF 50 pF	11 12	31 33	81 85	mA/ns
Output pin di/dt (standard drive)	tdit	25 pF 50 pF	9 10	27 28	71 74	mA/ns

# Table 19. AC Electrical Characteristics, GPIO Pins in Fast Slew Rate Mode[NVCC = 1.65 V-1.95 V]

# Table 20. AC Electrical Characteristics of GPIO Pins in Slow Slew Rate Mode [NVCC = 2.25 V–2.75 V]

Parameter	Symbol	Test Condition	Min. Rise/Fall	Тур.	Max. Rise/Fall	Units
Duty cycle	Fduty	—	40	—	60	%
Output pin slew rate (max. drive)	tps	25 pF 40 pF 50 pF	0.63/0.85 0.52/0.67 0.41/0.59	1.10/1.40 0.90/1.10 0.73/0.99	1.86/2.20 1.53/1.73 1.20/1.50	V/ns
Output pin slew rate (high drive)	tps	25 pF 40 pF 50 pF	0.40/0.58 0.33/0.43 0.25/0.37	0.71/0.98 0.56/0.70 0.43/0.60	1.16/1.40 0.93/1.07 0.68/0.90	V/ns
Output pin slew rate (standard drive)	tps	25 pF 40 pF 50 pF	0.24/0.36 0.19/0.25 0.13/0.21	0.41/0.59 0.32/0.35 0.23/0.33	0.66/0.87 0.51/0.59 0.36/0.48	V/ns
Output pin di/dt (max. drive)	tdit	25 pF 50 pF	22 23	62 65	148 151	mA/ns
Output pin di/dt (high drive)	tdit	25 pF 50 pF	15 16	42 44	102 107	mA/ns
Output pin di/dt (standard drive)	tdit	25 pF 50 pF	7 8	21 22	52 54	mA/ns



Figure 7 and Figure 8 depict the master mode and slave mode timings of the CSPI, and Table 27 lists the timing parameters.



Figure 8. CSPI Slave Mode Timing Diagram

CS8

-

ID	Parameter	Symbol	Min.	Max.	Units
CS1	SCLK cycle time	t <sub>clk</sub>	60	_	ns
CS2	SCLK high or low time	t <sub>SW</sub>	30	—	ns
CS3	SCLK rise or fall	t <sub>RISE/FALL</sub>	—	7.6	ns
CS4	SSn[3:0] pulse width	t <sub>CSLH</sub>	30	—	ns
CS5	SSn[3:0] lead time (CS setup time)	t <sub>SCS</sub>	30	—	ns
CS6	SSn[3:0] lag time (CS hold time)	t <sub>HCS</sub>	30	—	ns
CS7	MOSI setup time	t <sub>Smosi</sub>	5	—	ns
CS8	MOSI hold time	t <sub>Hmosi</sub>	5	—	ns
CS9	MISO setup time	t <sub>Smiso</sub>	5	_	ns

#### Table 27. CSPI Interface Timing Parameters

#### i.MX35 Applications Processors for Automotive Products, Rev. 10

CS7

MOSI





Figure 24. Asynchronous Memory Write Access



Figure 25. Asynchronous A/D Mux Write Access





Figure 28. SDR SDRAM Write Cycle Timing Diagram

Table 36. SDR SDRAM Write Timing Parameters	

ID	Parameter	Symbol	Min.	Max.	Unit
SD1	SDRAM clock high-level width	tCH	0.45	0.55	ns
SD2	SDRAM clock low-level width	tCL	0.45	0.55	ns
SD3	SDRAM clock cycle time	tCK	7.0	_	ns
SD4	CS, RAS, CAS, WE, DQM, CKE setup time	tCMS	2.4	_	ns
SD5	CS, RAS, CAS, WE, DQM, CKE hold time	tCMH	1.4	_	ns
SD6	Address setup time	tAS	2.4	_	ns
SD7	Address hold time	tAH	1.4	_	ns
SD13	Data setup time	tDS	2.4		ns
SD14	Data hold time	tDH	1.4	_	ns



#### NOTE

The clock will continue to run unless both CKEs are low. Then the clock will be stopped in low state.

ID	Parameter	Symbol	Min.	Max.	Unit
SD16	CKE output delay time	tCKS	1.8		ns





Figure 31. DDR2 SDRAM Basic Timing Parameters

|--|

. .

п	DADAMETED	Symbol	DDR2-4	Unit	
	FARAMETER	Symbol	Min	Мах	oint
DDR1	SDRAM clock high-level width	tсн	0.45	0.55	tск
DDR2	SDRAM clock low-level width	tCL	0.45	0.55	tск
DDR3	SDRAM clock cycle time	tск	7.0	8.0	ns
DDR4	CS, RAS, CAS, CKE, WE setup time	tis <sup>1</sup>	1.5	_	ns





Figure 37. ESAI Receiver Timing

# 4.9.7 eSDHCv2 AC Electrical Specifications

Figure 38 depicts the timing of eSDHCv2, and Table 47 lists the eSDHCv2 timing characteristics. The following definitions apply to values and signals described in Table 47:

- LS: low-speed mode. Low-speed card can tolerate a clock up to 400 kHz.
- FS: full-speed mode. For a full-speed MMC card, the card clock can reach 20 MHz; a full-speed SD/SDIO card can reach 25 MHz.
- HS: high-speed mode. For a high-speed MMC card, the card clock can reach 52 MHz; SD/SDIO can reach 50 MHz.



inserted in between EAV and SAV code. The CSI decodes and filters out the timing coding from the data stream, thus recovering SENSB\_VSYNC and SENSB\_HSYNC signals for internal use.

### 4.9.12.2.2 Gated Clock Mode

The SENSB\_VSYNC, SENSB\_HSYNC, and SENSB\_PIX\_CLK signals are used in this mode. See Figure 44.



A frame starts with a rising edge on SENSB\_VSYNC (all the timing corresponds to straight polarity of the corresponding signals). Then SENSB\_HSYNC goes to high and hold for the entire line. The pixel clock is valid as long as SENSB\_HSYNC is high. Data is latched at the rising edge of the valid pixel clocks. SENSB\_HSYNC goes to low at the end of the line. Pixel clocks then become invalid and the CSI stops receiving data from the stream. For the next line, the SENSB\_HSYNC timing repeats. For the next frame, the SENSB\_VSYNC timing repeats.

### 4.9.12.2.3 Non-Gated Clock Mode

The timing is the same as the gated-clock mode (described in Section 4.9.12.2.2, "Gated Clock Mode"), except for the SENSB\_HSYNC signal, which is not used. See Figure 45. All incoming pixel clocks are valid and will cause data to be latched into the input FIFO. The SENSB\_PIX\_CLK signal is inactive (states low) until valid data is going to be transmitted over the bus.



Figure 45. Non-Gated Clock Mode Timing Diagram

INITION Applications Frocessors for Automotive Froducts, nev. It	i.	MX35	Applications	Processors	for	Automotive	Products,	Rev.	10
--	----	------	--------------	------------	-----	------------	-----------	------	----









## 4.9.13.3.7 Interface to a TV Encoder, Electrical Characteristics

The timing characteristics of the TV encoder interface are identical to the synchronous display characteristics. See Section 4.9.13.1.5, "Interface to Active Matrix TFT LCD Panels, Electrical Characteristics."

## 4.9.13.4 Asynchronous Interfaces

This section discusses the asynchronous parallel and serial interfaces.

#### 4.9.13.4.8 Parallel Interfaces, Functional Description

The IPU supports the following asynchronous parallel interfaces:

- System 80 interface
  - Type 1 (sampling with the chip select signal) with and without byte enable signals.
  - Type 2 (sampling with the read and write signals) with and without byte enable signals.
- System 68k interface
  - Type 1 (sampling with the chip select signal) with or without byte enable signals.
  - Type 2 (sampling with the read and write signals) with or without byte enable signals.

For each of four system interfaces, there are three burst modes:

- 1. Burst mode without a separate clock—The burst length is defined by the corresponding parameters of the IDMAC (when data is transferred from the system memory) or by the HBURST signal (when the MCU directly accesses the display via the slave AHB bus). For system 80 and system 68k type 1 interfaces, data is sampled by the CS signal and other control signals change only when transfer direction is changed during the burst. For type 2 interfaces, data is sampled by the WR/RD signals (system 80) or by the ENABLE signal (system 68k), and the CS signal stays active during the whole burst.
- 2. Burst mode with the separate clock DISPB\_BCLK—In this mode, data is sampled with the DISPB\_BCLK clock. The CS signal stays active during whole burst transfer. Other controls are changed simultaneously with data when the bus state (read, write or wait) is altered. The CS signals and other controls move to non-active state after burst has been completed.
- 3. Single access mode—In this mode, slave AHB and DMA burst are broken to single accesses. The data is sampled with CS or other controls according to the interface type as described above. All controls (including CS) become non-active for one display interface clock after each access. This mode corresponds to the ATI single access mode.

Both system 80 and system 68k interfaces are supported for all described modes as depicted in Figure 53, Figure 54, Figure 55, and Figure 56. These timing images correspond to active-low DISPB\_D*n*\_CS, DISPB\_D*n*\_WR and DISPB\_D*n*\_RD signals.



timing images are based on active low control signals (signal polarity is controlled via the DI\_DISP\_SIG\_POL register).



Figure 58. Asynchronous Parallel System 80 Interface (Type 1) Timing Diagram



Parameter	Symbol	Min	Тур	Max	Units	Comment
MLB fall time	t <sub>mckf</sub>	—	—	3	ns	V <sub>IH</sub> TO V <sub>IL</sub>
MLBCLK cycle time	t <sub>mckc</sub>	_	81 40		ns	256 × Fs 512 × Fs
MLBCLK low time	t <sub>mckl</sub>	31.5 30	37 35.5	_	ns	$256 \times Fs$ $256 \times Fs$ PLL unlocked
		14.5 14	17 16.5		ns	$512 \times Fs$ $512 \times Fs$ PLL unlocked
MLBCLK high time	t <sub>mckh</sub>	31.5 30	38 36.5		ns	$256 \times Fs$ $256 \times Fs$ PLL unlocked
		14.5 14	17 16.5		ns	$512 \times Fs$ $512 \times Fs$ PLL unlocked
MLBCLK pulse width variation	t <sub>mpwv</sub>	—	—	2	ns pp	Note <sup>2</sup>
MLBSIG/MLBDAT input valid to MLBCLK falling	t <sub>dsmcf</sub>	1	_	_	ns	_
MLBSIG/MLBDAT input hold from MLBCLK low	t <sub>dhmcf</sub>	0	_	_	ns	_
MLBSIG/MLBDAT output high impedance from MLBCLK low	t <sub>mcfdz</sub>	0	—	t <sub>mckl</sub>	ns	_
Bus Hold Time	t <sub>mdzh</sub>	4	—	—	ns	Note <sup>3</sup>

#### Table 62. MLB 256/512 Fs Timing Parameters (continued)

<sup>1</sup> The MLB controller can shut off MLBCLK to place MediaLB in a low-power state.

<sup>2</sup> Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (pp)

<sup>3</sup> The board must be designed to insure that the high-impedance bus does not leave the logic state of the final driven bit for this time period. Therefore, coupling must be minimized while meeting the maximum capacitive load listed.

Ground = 0.0 V; load capacitance = 40 pF; MediaLB speed = 1024 Fs; Fs = 48 kHz; all timing parameters specified from the valid voltage threshold as listed below unless otherwise noted.

Parameter	Symbol	Min	Тур	Мах	Units	Comment
MLBCLK Operating Frequency <sup>1</sup>	f <sub>mck</sub>	45.056	49.152	49.2544 51.200	MHz	Min: $1024 \times Fs$ at 44.0 kHz Typ: $1024 \times Fs$ at 48.0 kHz Max: $1024 \times Fs$ at 48.1 kHz Max: $1024 \times Fs$ PLL unlocked
MLBCLK rise time	t <sub>mckr</sub>	—	—	1	ns	V <sub>IL</sub> TO V <sub>IH</sub>
MLB fall time	t <sub>mckf</sub>	—	—	1	ns	V <sub>IH</sub> TO V <sub>IL</sub>
MLBCLK cycle time	t <sub>mckc</sub>	—	20.3	—	ns	—
MLBCLK low time	t <sub>mckl</sub>	6.5 6.1	7.7 7.3	_	ns	PLL unlocked

Table 63. MLB Device 1024Fs Timing Parameters



ata\_buffer\_en is negated, the bus drives from device to host. Steering of the signal is such that contention on the host and device tri-state buses is always avoided.

## 4.9.17.3 Timing Parameters

Table 68 shows the parameters used in the timing equations. These parameters depend on the implementation of the ATA interface on silicon, the bus buffer used, the cable delay, and the cable skew.

Table	68.	ATA	Timing	Parameters
-------	-----	-----	--------	------------

Name	Description	Value/ Contributing Factor <sup>1</sup>
Т	Bus clock period (ipg_clk_ata)	Peripheral clock frequency
ti_ds	Set-up time ata_data to ata_iordy edge (UDMA-in only)	15
	UDMA0	15 ns 10 ns
	UDMA2, UDMA3	7 ns
	UDMA4 UDMA5	5 ns 4 ns
ti_dh	Hold time <b>ata_iordy</b> edge to <b>ata_data</b> (UDMA-in only)	
	UDMA0, UDMA1, UDMA2, UDMA3, UDMA4 UDMA5	5.0 ns 4.6 ns
tco	Propagation delay bus clock L-to-H to ata_cs0, ata_cs1, ata_da2, ata_da1, ata_da0, ata_dior, ata_diow, ata_dmack, ata_data, ata_buffer_en	12.0 ns
tsu	Set-up time ata_data to bus clock L-to-H	8.5 ns
tsui	Set-up time ata_iordy to bus clock H-to-L	8.5 ns
thi	Hold time <b>ata_iordy</b> to bus clock H to L	2.5 ns
tskew1	Maximum difference in propagation delay bus clock L-to-H to any of following signals ata_cs0, ata_cs1, ata_da2, ata_da1, ata_da0, ata_dior, ata_diow, ata_dmack, ata_data (write), ata_buffer_en	7 ns
tskew2	Maximum difference in buffer propagation delay for any of following signals ata_cs0, ata_cs1, ata_da2, ata_da1, ata_da0, ata_dior, ata_diow, ata_dmack, ata_data (write), ata_buffer_en	Transceiver
tskew3	Maximum difference in buffer propagation delay for any of following signals ata_iordy, ata_data (read)	Transceiver
tbuf	Maximum buffer propagation delay	Transceiver
tcable1	Cable propagation delay for ata_data	Cable
tcable2	Cable propagation delay for control signals ata_dior, ata_diow, ata_iordy, ata_dmack	Cable
tskew4	Maximum difference in cable propagation delay between ata_iordy and ata_data (read)	Cable
tskew5	Maximum difference in cable propagation delay between (ata_dior, ata_diow, ata_dmack) and ata_cs0, ata_cs1, ata_da2, ata_da1, ata_da0, ata_data(write)	Cable
tskew6	Maximum difference in cable propagation delay without accounting for ground bounce	Cable

<sup>1</sup> Values provided where applicable.



## 4.9.17.4 PIO Mode Timing

Figure 75 shows timing for PIO read, and Table 69 lists the timing parameters for PIO read.

#### Figure 75. PIO Read Timing Diagram

#### **Table 69. PIO Read Timing Parameters**

ATA Parameter	Parameter from Figure 75	Value	Controlling Variable
t1	t1	t1 (min.) = time_1 $\times$ T – (tskew1 + tskew2 + tskew5)	time_1
t2	t2r	t2 min.) = time_2r $\times$ T – (tskew1 + tskew2 + tskew5)	time_2r
t9	t9	t9 (min.) = time_9 $\times$ T – (tskew1 + tskew2 + tskew6)	time_3
t5	t5	t5 (min.) = tco + tsu + tbuf + tbuf + tcable1 + tcable2	If not met, increase time_2
t6	t6	0	—
tA	tA	tA (min.) = $(1.5 + time_ax) \times T - (tco + tsui + tcable2 + tcable2 + 2 \times tbuf)$	time_ax
trd	trd1	$ \begin{array}{l} trd1 \ (max.) = (-trd) + (tskew3 + tskew4) \\ trd1 \ (min.) = (time_pio_rdx - 0.5) \times T - (tsu + thi) \\ (time_pio_rdx - 0.5) \times T > tsu + thi + tskew3 + tskew4 \end{array} $	time_pio_rdx
tO	—	t0 (min.) = (time_1 + time_2 + time_9) × T	time_1, time_2r, time_9



## 4.9.22.2 SSI Receiver Timing with Internal Clock

Figure 93 depicts the SSI receiver timing with internal clock. Table 79 lists the timing parameters shown in Figure 93.



Figure 93. SSI Receiver with Internal Clock Timing Diagram



ID	Parameter	Symbol	Min.	Max.	Units
UA1	Transmit Bit Time	t <sub>Tbit</sub>	1/F <sub>baud_rate</sub> 1 – T <sub>ref_clk</sub> 2	1/F <sub>baud_rate</sub> + T <sub>ref_clk</sub>	_

Table 82.	<b>RS-232</b>	Serial	Mode	Transmit	Timing	Parameters
		<b>0</b> 011a1				

<sup>1</sup> F<sub>baud\_rate</sub>: Baud rate frequency. The maximum baud rate the UART can support is (*ipg\_perclk* frequency)/16.

<sup>2</sup> T<sub>ref clk</sub>: The period of UART reference clock *ref\_clk* (*ipg\_perclk* after RFDIV divider).

### 4.9.23.1.12 UART Receiver

Figure 97 depicts the RS-232 serial mode receive timing, with 8 data bit/1 stop bit format. Table 83 lists serial mode receive timing characteristics.



Figure 97. UART RS-232 Serial Mode Receive Timing Diagram

Table 83. RS-232 Seria	I Mode Receive	<b>Timing Parameters</b>
------------------------	----------------	--------------------------

ID	Parameter	Symbol	Min.	Max.	Units
UA2	Receive Bit Time <sup>1</sup>	t <sub>Rbit</sub>	1/F <sub>baud_rate</sub> <sup>2</sup> – 1/(16 × F <sub>baud_rate</sub> )	1/F <sub>baud_rate</sub> + 1/(16 × F <sub>baud_rate</sub> )	_

The UART receiver can tolerate  $1/(16 \times F_{baud_rate})$  tolerance in each bit. But accumulation tolerance in one frame must not exceed  $3/(16 \times F_{baud_rate})$ .

<sup>2</sup>  $F_{\text{baud rate}}$ : Baud rate frequency. The maximum baud rate the UART can support is (*ipg\_perclk* frequency) ÷ 16.

## 4.9.23.2 UART IrDA Mode Timing

The following subsections give the UART transmit and receive timings in IrDA mode.

### 4.9.23.2.13 UART IrDA Mode Transmitter

Figure 98 depicts the UART IrDA mode transmit timing, with 8 data bit/1 stop bit format. Table 84 lists the transmit timing characteristics.









Figure 104. USB Transmit Waveform in VP\_VM Bidirectional Mode



Figure 105. USB Receive Waveform in VP\_VM Bidirectional Mode

Table 91 describes the port timing specification in VP\_VM bidirectional mode.

Table 91. USB Port Timing Specification in VP\_VM Bidirectional Mode

No.	Parameter	Signal Name	Direction	Min.	Max.	Unit	Condition/ Reference Signal
US18	Tx rise/fall time	USB_DAT_VP	Out		5.0	ns	50 pF
US19	Tx rise/fall time	USB_SE0_VM	Out		5.0	ns	50 pF
US20	Tx rise/fall time	USB_TXOE_B	Out	_	5.0	ns	50 pF
US21	Tx duty cycle	USB_DAT_VP	Out	49.0	51.0	%	_
US22	Tx overlap	USB_SE0_VM	Out	-3.0	+3.0	ns	USB_DAT_VP
US26	Rx rise/fall time	USB_DAT_VP	In	_	3.0	ns	35 pF
US27	Rx rise/fall time	USB_SE0_VM	In	_	3.0	ns	35 pF



# 7 Revision History

Table 98 shows the revision history of this document. Note: There were no revisions of this document between revision 1 and revision 4 or between revision 6 and revision 7.

Revision Number	Date	Substantive Change(s)
10	06/2012	<ul> <li>In Table 2, "Functional Differences in the i.MX35 Parts," on page 4, added two columns for part numbers MCIMX353 and MCIMX357.</li> <li>Added Table 29, "Clock Input Tolerance," on page 32 in Section 4.9.3, "DPLL Electrical Specifications."</li> <li>Updated Table 39, "DDR2 SDRAM Timing Parameter Table," on page 51 for DDR2-400 values.</li> <li>Updated Table 41, "DDR2 SDRAM Write Cycle Parameters," on page 53 for DDR2-400 values.</li> <li>Added Table 15, "AC Requirements of I/O Pins," on page 25.</li> <li>Updated WE4 parameter in Table 33, "WEIM Bus Timing Parameters," on page 38.</li> </ul>
9	08/2010	<ul> <li>Updated Table 32, "NFC Timing Parameters."</li> <li>Updated Table 33, "WEIM Bus Timing Parameters."</li> </ul>
8	04/2010	<ul> <li>Updated Table 1, "Ordering Information."</li> <li>Updated Table 14, "I/O Pin DC Electrical Characteristics."</li> </ul>
6	10/21/2009	<ul> <li>Added information for silicon rev. 2.1</li> <li>Updated Table 1, "Ordering Information."</li> <li>Added Table 95, "Silicon Revision 2.1 Signal Ball Map Locations."</li> <li>Added Table 97, "Silicon Revision 2.1 Ball Map—17 x 17, 0.8 mm Pitch."</li> </ul>
5	08/06/2009	<ul> <li>Filled in TBDs in Table 14.</li> <li>Revised Figure 15 and Table 33 by removing FCE = 0 and FCE = 1. Added footnote 3 to the table.</li> <li>Added Table 26, "AC Electrical Characteristics of DDR Type IO Pins in SDRAM Mode Max Drive (1.8 V)."</li> </ul>
4	04/30/2009	<ul> <li>Note: There were no revisions of this document between revision 1 and revision 4.</li> <li>In Section 4.3.1, "Powering Up," reverse positions of steps 5 and 6.</li> <li>Updated values in Table 10, "i.MX35 Power Modes."</li> <li>Added Section 4.4, "Reset Timing."</li> <li>In Section 4.8.2, "AC Electrical Characteristics for DDR Pins (DDR2, Mobile DDR, and SDRAM Modes)," removed Slow Slew rate tables, relabeled Table 24, "AC Electrical Characteristics of DDR Type IO Pins in mDDR Mode," and Table 25, "AC Electrical Characteristics of DDR Type IO Pins in mDDR Mode," and Table 25, "AC Electrical Characteristics of DDR Type IO Pins in SDRAM Mode," to exclude mention of slew rate.</li> <li>In Section 4.9.5.2, "Wireless External Interface Module (WEIM)," modified Figure 16, "Synchronous Memory Timing Diagram for Read Access—WSC = 1," through Figure 21, "Muxed A/D Mode Timing Diagram for Synchronous Read Access—WSC = 7, LBA = 1, LBN = 1, LAH = 1, OEA = 7."</li> <li>In Section 4.9.6, "Enhanced Serial Audio Interface (ESAI) Timing Specifications," modified Figure 36, "ESAI Transmitter Timing," and Figure 37, "ESAI Receiver Timing," to remove extraneous signals. Removed a note from Figure 36, "ESAI Transmitter Timing."</li> </ul>
1	12/2008	<ul> <li>Updated Section 4.3.1, "Powering Up."</li> <li>Section 4.7, "Module-Level AC Electrical Specifications": Updated NFC, SDRAM and mDDR SDRAM timing. Inserted DDR2 SDRAM timing.</li> </ul>
0	10/2008	Initial public release

#### Table 98. i.MX35 Data Sheet Revision History