



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	H8S/2000
Core Size	16-Bit
Speed	20MHz
Connectivity	IrDA, SCI
Peripherals	POR, PWM, WDT
Number of I/O	58
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	80-BQFP
Supplier Device Package	80-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df2134afa20v

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Page	Revision (See Manu	al for D	etails)				
25.3.2 DC Characteristics	740	Table 25.16 (3) amen	nded				-	Test
		Item	Symbol	Min	Тур	Max		Conditions
Table 25.16 DC Characteristics (3)		Output high All output pins voltage (except P97, and	V _{oh}	V _{cc} -0.5	-	-		_{он} = -200 µА
		P52*4)*5		V _{cc} -1.0	-	_		_{он} = –1 mA
		P97, P52*4		0.5	_	_	V I	$_{OH} = -200 \ \mu A,$ $V_{cc} = 2.7 \ to$ $3.5 \ V$
	742	Note *4 amended						
		Note: 4. P52/SCK0/S outputs in H8S/2138. levels are driven by N	P52/S	SCK0 a	and I	97 (IC		• •
25.3.6 Flash Memory	756	Table 25.27 amended	ł					
Characteristics		Item	Sy	mbol Min	Тур	o Max	Unit	Test Condition
Table 25.27 Flash		Reprogramming count	N _v		** 100	00 ^{*9} —	Times	
Memory Characteristics		Data retention time ^{*10}	t _{or}	_P 10			Years	
(Programming/Erasing Operating Range)	757	Notes 8 to 10 added						
Operating Kange)		Notes: 8. Minimum n characteristics are gu range is 1 to minimun	arantee	d after				antee
		 Reference value for normally function up to 			uide	line, r	ewriti	ng should
		10. Data retention ch	orostari	etice w	han	rowriti		
		within the specificatio					· ·	
25.4.2 DC	761		n range,				· ·	
25.4.2 DC Characteristics	761	within the specificatio	n range, ided	, includ	ing t	he mir	nimun	n value.
	761	within the specificatio	n range, ided Symbol	, includ		he mir _{Max}	Unit	Test Conditions
Characteristics	761	within the specificatio Table 25.29 (1) amen Item Three-state Ports 1 to 6, 8, 9 leakage current	n range, ided	, includ	ing t	he mir	nimun	n value.
Characteristics Table 25.29 DC	761	within the specificatio Table 25.29 (1) amen Item Three-state Ports 1 to 6, 8, 9 leakage current (off state) Input pull-up Ports 1 to 3	n range, ided Symbol	, includ	ing t	he mir _{Max}	Unit	Test Conditions $V_n = 0.5 \text{ to}$ $V_{cc} = 0.5 \text{ V}$ $V_n = 0 \text{ V}, V_{cc}$
Characteristics Table 25.29 DC	761	within the specificatio Table 25.29 (1) amen Item Three-state Ports 1 to 6, 8, 9 leakage current (off state)	n range, nded Symbol	Min —	ing t	he mir Max 1.0	Unit	Test Conditions $V_{h} = 0.5 \text{ to}$ $V_{cc} = -0.5 \text{ V}$
Characteristics Table 25.29 DC	761	within the specificatio Table 25.29 (1) amen Item Three-state Ports 1 to 6, 8, 9 leakage current (off state) Input pull-up Ports 1 to 3	n range, nded Symbol	Min <u>50</u> 60 Min Min Min Min Min Min Min Min	тур — —	he mir Max 1.0 300 500	Unit μA μA	Test Conditions $V_n = 0.5 \text{ to}$ $V_{cc} = 0.5 \text{ V}$ $V_{cc} = 0.5 \text{ V}$
Characteristics Table 25.29 DC Characteristics (1) Table 25.29 DC Characteristics (3) 25.5.2 DC	-	within the specification Table 25.29 (1) amention Item Three-state Ports 1 to 6, 8, 9 leakage current (off state) Input pull-up Ports 1 to 3 MOS current Ports 1 to 3 MOS current Port 6 Note *5 added to test	n range, nded Symbol In _{rs} -Ip t conditic	Min <u>50</u> 60 Min Min Min Min Min Min Min Min	тур — —	he mir Max 1.0 300 500	Unit μA μA	Test Conditions $V_n = 0.5 \text{ to}$ $V_{cc} = 0.5 \text{ V}$ $V_{cc} = 0.5 \text{ V}$ $V_{cc} = 5 \text{ V} \pm 10\%$
Characteristics Table 25.29 DC Characteristics (1) Table 25.29 DC Characteristics (3) 25.5.2 DC Characteristics	766	within the specification Table 25.29 (1) ament Item Three-state Ports 1 to 6, 8, 9 leakage current (off state) Input pull-up Ports 1 to 3 MOS current Ports 1 to 3 MOS current Ports 1 to 3 MOS current Vort 6 Note *5 added to test V _{in} = 0 V, V _{cc} = 2.7 V ³	n range, nded Symbol In _{rs} -Ip t conditic	Min 50 60 	тур — —	he mir Max 1.0 300 500	Unit μΑ μΑ μΑ	Test Conditions $V_n = 0.5 \text{ to}$ $V_{cc} = 0.5 \text{ V}$ $V_{cc} = 0.5 \text{ V}$
Characteristics Table 25.29 DC Characteristics (1) Table 25.29 DC Characteristics (3) 25.5.2 DC	766	within the specification Table 25.29 (1) amented in the specification Item Three-state Ports 1 to 6, 8, 9 leakage current (off state) Input pull-up Ports 1 to 3 MOS current Port 6 MOS current Ports 1 to 3 MOS current Ports 1 Note *5 added to test V _{in} = 0 V, V _{cc} = 2.7 V ³ Table 25.40 (1) amented	n range, nded <u>Symbol</u> I _{rsl} I _p t condition	Min 50 60 	тур — inpu	Max 1.0 300 500 t pull-u	Unit μΑ μΑ μΑ	Test $V_{a} = 0.5 \text{ to}$ $V_{cc} = 0.5 \text{ V}$ $V_{cc} = 0.7 \text$

Figure C.18	Port 6 Block Diagram (Pin P64)	982
Figure C.19	Port 6 Block Diagram (Pin P66)	983
Figure C.20	Port 6 Block Diagram (Pin P67)	984
Figure C.21	Port 7 Block Diagram (Pins P70 to P75)	985
Figure C.22	Port 7 Block Diagram (Pins P76, P77)	985
Figure C.23	Port 8 Block Diagram (Pin P80)	986
Figure C.24	Port 8 Block Diagram (Pin P81)	987
Figure C.25	Port 8 Block Diagram (Pins P82, P83)	988
Figure C.26	Port 8 Block Diagram (Pin P84)	989
Figure C.27	Port 8 Block Diagram (Pin P85)	990
Figure C.28	Port 8 Block Diagram (Pin P86)	991
Figure C.29	Port 9 Block Diagram (Pin P90)	992
Figure C.30	Port 9 Block Diagram (Pins P91, P92)	993
Figure C.31	Port 9 Block Diagram (Pins P93 to P95)	994
Figure C.32	Port 9 Block Diagram (Pin P96)	995
Figure C.33	Port 9 Block Diagram (Pin P97)	996

Appendix E Timing of Transition to and Recovery from Hardware Standby Mode

Figure E.1	Timing of Transition to Hardware Standby Mode	999
Figure E.2	Timing of Recovery from Hardware Standby Mode	999

Appendix G Package Dimensions

Figure G.1	Package Dimensions (FP-80A)	1002
Figure G.2	Package Dimensions (TFP-80C)	1003

2.5 Data Formats


The CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

2.5.1 General Register Data Formats

Data Type	General Register	Data Format
1-bit data	RnH	7 0 7 6 5 4 3 2 1 0 Don't care
1-bit data	RnL	7 0 Don't care 7 6 5 4 3 2 1 0
4-bit BCD data	RnH	7 4 3 0 Upper digit Lower digit Don't care
4-bit BCD data	RnL	7 4 3 0 Don't care Upper digit Lower digit
Byte data	RnH	7 0 Don't care MSB LSB
Byte data	RnL	7 0 Don't care

Figure 2.10 shows the data formats in general registers.





2. For these models, the maximum number of external address pins is 16. An external address can only be specified correctly for an area that uses the I/O strobe function.

Figure 3.5 H8S/2130 Memory Map in Each Operating Mode (cont)

5.7.3 Operation

The interrupt controller has three main functions in DTC control.

Selection of Interrupt Source: It is possible to select DTC activation request or CPU interrupt request with the DTCE bit of DTCERA to DTCERE in the DTC.

After a DTC data transfer, the DTCE bit can be cleared to 0 and an interrupt request sent to the CPU in accordance with the specification of the DISEL bit of MRB in the DTC.

When the DTC performs the specified number of data transfers and the transfer counter reaches 0, following the DTC data transfer the DTCE bit is cleared to 0 and an interrupt request is sent to the CPU.

Determination of Priority: The DTC activation source is selected in accordance with the default priority order, and is not affected by mask or priority levels. See section 7.3.3, DTC Vector Table, for the respective priorities.

Operation Order: If the same interrupt is selected as a DTC activation source and a CPU interrupt source, the DTC data transfer is performed first, followed by CPU interrupt exception handling.

Table 5.10 summarizes interrupt source selection and interrupt source clearance control according to the settings of the DTCE bit of DTCERA to DTCERE in the DTC and the DISEL bit of MRB in the DTC.

Settings DTC			
		Interrupt Source Selection/Clearing Control	
DTCE	DISEL	DTC	CPU
0	*	×	Δ
1	0	Δ	Х
	1	0	Δ

Legend:

 A: The relevant interrupt is used. Interrupt source clearing is performed. (The CPU should clear the source flag in the interrupt handling routine.)

- O: The relevant interrupt is used. The interrupt source is not cleared.
- ×: The relevant bit cannot be used.
- *: Don't care

Renesas

11.3.5 Timing of Input Capture Flag (ICF) Setting

The input capture flag ICFx (x = A, B, C, D) is set to 1 by the internal input capture signal. The FRC value is simultaneously transferred to the corresponding input capture register (ICRx). Figure 11.11 shows the timing of this operation.




Figure 11.11 Setting of Input Capture Flag (ICFA to ICFD)



Contention between FRC Write and Increment: If an FRC increment pulse is generated during the state after an FRC write cycle, the write takes priority and FRC is not incremented.

Figure 11.19 shows this type of contention.




Figure 11.19 FRC Write-Increment Contention




Figure 12.10 Timing of Input Capture Signal (When Input Capture Input Signal Enters while TICRR and TICRF Are Being Read)

(2) Input capture signal input selection

Input capture input signal (TMRIX) in TMRX is switched by setting bits in the TCONRI register.

Figure 12.11 and table 12.3 show the input capture signal selections.

See section 13.2.1, Timer Connection Register I (TCONRI), for details.





Figure 12.11 Switching of Input Capture Signal

Receive Error	Abbreviation	Occurrence Condition	Data Transfer
Overrun error	ORER	When the next data reception is completed while the RDRF flag in SSR is set to 1	Receive data is not transferred from RSR to RDR
Framing error	FER	When the stop bit is 0	Receive data is transferred from RSR to RDR
Parity error	PER	When the received data differs from the parity (even or odd) set in SMR	Receive data is transferred from RSR to RDR

Figure 15.8 shows an example of the operation for reception in asynchronous mode.





Bit 7				
ICE	Description			
0	I ² C bus interface module disabled, with SCL and SDA signal pins set to port function (Initial value)			
	Internal state initialization of I ² C bus interface module			
	SAR and SARX can be accessed			
1	I ² C bus interface module enabled for transfer operations (pins SCL and SCA are driving the bus)			
	ICMR and ICDR can be accessed			

Bit 6—I²C Bus Interface Interrupt Enable (IEIC): Enables or disables interrupts from the I²C bus interface to the CPU.

Bit 6

IEIC	Description	
0	Interrupts disabled	(Initial value)
1	Interrupts enabled	

Bit 5—Master/Slave Select (MST)

Bit 4—Transmit/Receive Select (TRS)

MST selects whether the I²C bus interface operates in master mode or slave mode.

TRS selects whether the I²C bus interface operates in transmit mode or receive mode.

In master mode with the I²C bus format, when arbitration is lost, MST and TRS are both reset by hardware, causing a transition to slave receive mode. In slave receive mode with the addressing format (FS = 0 or FSX = 0), hardware automatically selects transmit or receive mode according to the R/\overline{W} bit in the first frame after a start condition.

Modification of the TRS bit during transfer is deferred until transfer of the frame containing the acknowledge bit is completed, and the changeover is made after completion of the transfer.

MST and TRS select the operating mode as follows.

Renesas

		Time Indication (at Maximum Transfer Rate) [ns]								
ltem	t _{cyc} Indication		t _s /t _{sr} Influence (Max.)	I ² C Bus Specifi- cation (Min.)	φ = 5 MHz	φ = 8 MHz	φ = 10 MHz	φ = 16 MHz	φ = 20 MHz	
t _{sclho}	0.5t _{sclo} (-t _{sr})	Standard mode	-1000	4000	4000	4000	4000	4000	4000	
		High-speed mode	-300	600	950	950	950	950	950	
t _{scllo}	0.5t _{sclo} (-t _{sf})	Standard mode	-250	4700	4750	4750	4750	4750	4750	
		High-speed mode	-250	1300	1000*1	1000*1	1000*1	1000*1	1000*1	
t _{BUFO}	0.5t _{sclo} – 1t _{cyc}	Standard mode	-1000	4700	3800*1	3875 ^{*1}	3900 ^{*1}	3938 ^{*1}	3950 ^{*1}	
	(-t _{sr})	High-speed mode	-300	1300	750 ^{*1}	825 ^{*1}	850 ^{*1}	888 ^{*1}	900*1	
t _{staho}	$0.5t_{\scriptscriptstyle SCLO} - 1t_{\scriptscriptstyle Cyc} - (-t_{\scriptscriptstyle Sf})$	Standard mode	-250	4000	4550	4625	4650	4688	4700	
		High-speed mode	-250	600	800	875	900	938	950	
t _{staso}	1t _{sclo} (-t _{sr})	Standard mode	-1000	4700	9000	9000	9000	9000	9000	
		High-speed mode	-300	600	2200	2200	2200	2200	2200	
t _{stoso}	$0.5t_{sclo} + 2t_{cyc}$ $(-t_{sr})$	Standard mode	-1000	4000	4400	4250	4200	4125	4100	
		High-speed mode	-300	600	1350	1200	1150	1075	1050	
t _{sDASO} (master)	$1t_{sclLO}^{*3} - 3t_{cyc} (-t_{sr})$	Standard mode	-1000	250	3100	3325	3400	3513	3550	
		High-speed mode	-300	100	400	625	700	813	850	
t _{sDASO} (slave)	1t _{scll} *3- 12t _{cyc} *2	Standard mode	-1000	250	1300	2200	2500	2950	3100	
	(-t _{Sr})	High-speed mode	-300	100	-1400*1	-500*1	-200*1	250	400	

Table 16.8	I ² C Bus Timing (with Maximum Influence of t_{sr}/t_{sf})	
-------------------	--	--

Section 17 Host Interface [H8S/2138 Group]

Provided in the H8S/2138 Group; not provided in the H8S/2134 Group.

17.1 Overview

The H8S/2138 Group has an on-chip host interface (HIF) that enables connection to an ISA bus, widely used as the internal bus in personal computers. The host interface provides a dual-channel parallel interface between the on-chip CPU and a host processor. The host interface is available only when the HI12E bit is set to 1 in SYSCR2. This mode is called slave mode, because it is designed for a master-slave communication system in which the H8S/2138 Group chip is slaved to a host processor.

17.1.1 Features

The features of the host interface are summarized below.

The host interface consists of 4-byte data registers, 2-byte status registers, a 1-byte control register, fast A20 gate logic, and a host interrupt request circuit. Communication is carried out via five control signals from the host processor ($\overline{CS1}$, $\overline{CS2}$ or $\overline{ECS2}$, HA0, \overline{IOR} , and \overline{IOW}), four output signals to the host processor (GA20, HIRQ1, HIRQ11, and HIRQ12), and an 8-bit bidirectional command/data bus (HDB7 to HDB0). The $\overline{CS1}$ and $\overline{CS2}$ (or $\overline{ECS2}$) signals select one of the two interface channels.



functions of these pins (input block) are similarly fixed internally. As a result, the host interface I/O pins (HDB7 to HDB0) also go to the high-impedance state.

This state is maintained while the HIFSD pin is low, and when the HIFSD pin returns to the highlevel state, the pins are restored to their normal operation as host interface pins.

Table 17.9 shows the scope of HIF pin shutdown in slave mode.

Abbreviation	Port	Scope of Shutdown in Slave Mode	I/O	Selection Conditions
IOR	P93	0	Input	Slave mode
IOW	P94	0	Input	Slave mode
CS1	P95	0	Input	Slave mode
CS2	P81	Δ	Input	Slave mode and CS2E = 1 and FGA20E = 0
ECS2	P90	Δ	Input	Slave mode and CS2E = 1 and FGA20E = 1
HA0	P80	0	Input	Slave mode
HDB7 to HDB0	P37 to P30	0	I/O	Slave mode
HIRQ11	P43	Δ	Output	Slave mode and CS2E = 1 and P43DDR = 1
HIRQ1	P44	Δ	Output	Slave mode and P44DDR = 1
HIRQ12	P45	Δ	Output	Slave mode and P45DDR = 1
GA20	P81	Δ	Output	Slave mode and FGA20E = 1
HIFSD	P82	_	Input	Slave mode and SDE = 1

 Table 17.9
 Scope of HIF Pin Shutdown in Slave Mode

Notes: Slave mode: Single-chip mode and HI12E = 1

O: Pins shut down by shutdown function

The IRQ2/ADTRG input signal is also fixed in the case of P90 shutdown, the TMCI1/HSYNCI signal in the case of P43 shutdown, and the TMRI/CSYNCI in the case of P45 shutdown.

 $\Delta:\ \mbox{Pins shut down only when the HIF function is selected by means of a register setting }$

-: Pin not shut down



22.4.2 Block Diagram




Figure 22.2 Block Diagram of Flash Memory

Automatic SCI Bit Rate Adjustment




Figure 22.9 Automatic SCI Bit Rate Adjustment

When boot mode is initiated, the chip measures the low period of the asynchronous SCI communication data (H'00) transmitted continuously from the host. The SCI transmit/receive format should be set as follows: 8-bit data, 1 stop bit, no parity. The chip calculates the bit rate of the transmission from the host from the measured low period, and transmits one H'00 byte to the host to indicate the end of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the chip. If reception cannot be performed normally, initiate boot mode again (reset), and repeat the above operations. Depending on the host's transmission bit rate and the chip's system clock frequency, there will be a discrepancy between the bit rates of the host and the chip. To ensure correct SCI operation, the host's transfer bit rate should be set to (4800, 9600, or 19200) bps.

Table 22.7 shows typical host transfer bit rates and system clock frequencies for which automatic adjustment of the chip's bit rate is possible. The boot program should be executed within this system clock range.

Host Bit Rate	System Clock Frequency for which Automatic Adjustment of Bit Rate Is Possible
19200 bps	8 MHz to 20 MHz
9600 bps	4 MHz to 20 MHz
4800 bps	2 MHz to 18 MHz

 Table 22.7
 System Clock Frequencies for which Automatic Adjustment of the Chip's Bit Rate Is Possible

On-Chip RAM Area Divisions in Boot Mode: In boot mode, the 1920-byte area from H'(FF)E880 to H'(FF) EFFF and the 128-byte area from H'(FF)FF00 to H'(FF)FF7F is reserved for use by the boot program, as shown in figure 22.10. The area to which the programming control program is transferred is H'(FF)E080 to H'(FF)E87F (2048 bytes). However, the 8-byte area from H'(FF)E080 to H'(FF)E087 is reserved for ID codes as shown in figure 22.10. The boot program

23.3 Oscillator

Clock pulses can be supplied by connecting a crystal resonator, or by input of an external clock.

23.3.1 Connecting a Crystal Resonator

Circuit Configuration: A crystal resonator can be connected as shown in the example in figure 23.2. Select the damping resistance R_d according to table 23.2. An AT-cut parallel-resonance crystal should be used.




Figure 23.2 Connection of Crystal Resonator (Example)

Table 23.2 Damping Resistance Value

Frequency (MHz)	2	4	8	10	12	16	20	
R _d (Ω)	1k	500	200	0	0	0	0	

Crystal resonator: Figure 23.3 shows the equivalent circuit of the crystal resonator. Use a crystal resonator that has the characteristics shown in table 23.3 and the same frequency as the system clock (ϕ).




Figure 23.3 Crystal Resonator Equivalent Circuit

Bit 5—Noise Elimination Sampling Frequency Select (NESEL): Selects the frequency at which the subclock (ϕ SUB) input from the EXCL pin is sampled with the clock (ϕ) generated by the system clock oscillator. When $\phi = 5$ MHz or higher, clear this bit to 0.

Bit 5

NESEL	Description	
0	Sampling at ϕ divided by 32	(Initial value)
1	Sampling at ϕ divided by 4	

Bit 4—Subclock Input Enable (EXCLE): Controls subclock input from the EXCL pin.

Bit 4

EXCLE	 Description	
0	Subclock input from EXCL pin is disabled	(Initial value)
1	Subclock input from EXCL pin is enabled	

Bits 3 to 0—Reserved: These bits cannot be modified and are always read as 0.

24.2.3 Timer Control/Status Register (TCSR)

TCSR1

Bit	7	6	5	4	3	2	1	0
	OVF	WT/ĪT	TME	PSS	RST/NMI	CKS2	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W


Note: * Only 0 can be written in bit 7, to clear the flag.

TCSR1 is an 8-bit readable/writable register that performs selection of the WDT1 TCNT input clock, mode, etc.

Only bit 4 is described here. For details of the other bits, see section 14.2.2, Timer Control/Status Register (TCSR).

TCSR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

DDCSWR—DDC Switch Register




H'FEE6

DDC mode switch enable

- Automatic switching of IIC channel 0 from formatless mode 0 to I²C bus format is disabled Automatic switching of IIC channel 0 from formatless mode 1 to I²C bus format is enabled
- Notes: 1. Only 0 can be written, to clear the flag.
 - 2. Always read as 1.








Figure G.2 Package Dimensions (TFP-80C)

