



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I²C), UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	8
Program Memory Size	4KB (4K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154", 3.90mm Width)
Supplier Device Package	14-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051t603-gs

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Table of Contents**

1. System Overview	13
2. Ordering Information	16
3. Pin Definitions	17
4. QFN-11 Package Specifications	22
5. SOIC-14 Package Specifications	24
6. MSOP-10 Package Specifications	26
7. QFN-10 Package Specifications	28
8. Electrical Characteristics	30
8.1. Absolute Maximum Specifications	30
8.2. Electrical Characteristics	31
8.3. Typical Performance Curves	38
9. 10-Bit ADC (ADC0, C8051T600/2/4 only)	40
9.1. Output Code Formatting	41
9.2. 8-Bit Mode	41
9.3. Modes of Operation	41
9.3.1. Starting a Conversion	41
9.3.2. Tracking Modes	42
9.3.3. Settling Time Requirements	43
9.4. Programmable Window Detector	47
9.4.1. Window Detector Example	49
9.5. ADC0 Analog Multiplexer (C8051T600/2/4 only)	50
10. Temperature Sensor (C8051T600/2/4 only)	52
10.1. Calibration	52
11. Voltage Reference Options	55
12. Voltage Regulator (REG0)	57
13. Comparator0	59
13.1. Comparator Multiplexer	63
14. CIP-51 Microcontroller	65
14.1. Instruction Set	66
14.1.1. Instruction and CPU Timing	66
14.2. CIP-51 Register Descriptions	71
15. Memory Organization	74
15.1. Program Memory	74
15.2. Data Memory	75
15.2.1. Internal RAM	75
15.2.1.1. General Purpose Registers	76
15.2.1.2. Bit Addressable Locations	76
15.2.1.3. Stack	76
16. Special Function Registers	77
17. Interrupts	80
17.1. MCU Interrupt Sources and Vectors	81
17.1.1. Interrupt Priorities	81
17.1.2. Interrupt Latency	81



# List of Figures

1.	System Overview	
	Figure 1.1. C8051T600/2/4 Block Diagram	14
	Figure 1.2. C8051T601/3/5 Block Diagram	14
	Figure 1.3. C8051T606 Block Diagram	15
2.	Ordering Information	
3.	Pin Definitions	
	Figure 3.1. C8051T600/1/2/3/4/5-GM QFN11 Pinout Diagram (Top View)	19
	Figure 3.2. C8051T600/1/2/3/4/5-GS SOIC14 Pinout Diagram (Top View)	19
	Figure 3.3. C8051T606-GM QFN11 Pinout Diagram (Top View)	20
	Figure 3.4. C8051T606-GT MSOP10 Pinout Diagram (Top View)	20
	Figure 3.5. C8051T606-ZM QFN10 Pinout Diagram (Top View)	21
4.	QFN-11 Package Specifications	
	Figure 4.1. QFN-11 Package Drawing	22
	Figure 4.2. QFN-11 PCB Land Pattern	23
5.	SOIC-14 Package Specifications	
	Figure 5.1. SOIC-14 Package Drawing	24
	Figure 5.2. SOIC-14 Recommended PCB Land Pattern	25
6.	MSOP-10 Package Specifications	
	Figure 6.1. MSOP-10 Package Drawing	26
	Figure 6.2. MSOP-10 PCB Land Pattern	27
7.	QFN-10 Package Specifications	
	Figure 7.1. QFN-10 Package Drawing	28
_	Figure 7.2. QFN-10 PCB Land Pattern	29
8.	Electrical Characteristics	
	Figure 8.1. C8051T600/1/2/3/4/5 Normal Mode Supply Current vs. Frequency	~ ~
	(MPCE = 1)	38
	Figure 8.2. C8051T606 Normal Mode Supply Current vs. Frequency (MPCE = 1)	38
	Figure 8.3. C80511600/1/2/3/4/5 Idle Mode Supply Current vs. Frequency	~~
	(MPCE = 1)	39
•	Figure 8.4. C80511606 Idle Mode Digital Current VS. Frequency (MPCE = 1)	39
9.	Tu-Bit ADC (ADCU, C80511600/2/4 Only)	40
	Figure 9.1. ADC0 Functional Block Diagram	40
	Figure 9.2. 10-Bit ADC Track and Conversion Example Timing	42
	Figure 9.3. ADC0 Equivalent input Circuits	43
	Figure 9.4. ADC Window Compare Example: Right-Justified Data	49
	Figure 9.5. ADC Window Compare Example. Left-Justified Data	49
10	Tomporature Sensor (C9051T600/2/4 only)	50
IU	Figure 10.1. Temperature Sensor Transfer Function	<b>۲</b> 0
	Figure 10.2. Temperature Sensor Error with 1-Point Calibration at 0.°C	52
11	Voltage Reference Options	55
	Figure 11.1 Voltage Reference Functional Black Diagram	55
12	Voltage Regulator (REG0)	55
12		



## 3. Pin Definitions

Name	QFN11 Pin	SOIC14 Pin	Туре	Description
V <sub>DD</sub>	3	7		Power Supply Voltage.
GND	11	3		Ground.
RST /	8	14	D I/O	Device Reset. Open-drain output of internal POR or $V_{DD}$ monitor.
C2CK			D I/O	Clock signal for the C2 Debug Interface.
P0.7 /	10	2	D I/O or A In	Port 0.7.
C2D			D I/O	Bi-directional data signal for the C2 Debug Interface.
P0.0 /	1	5	D I/O or A In	Port 0.0.
VREF			A In	External VREF input.
P0.1	2	6	D I/O or A In	Port 0.1.
P0.2 /	4	8	D I/O or A In	Port 0.2.
V <sub>PP</sub>			A In	V <sub>PP</sub> Programming Supply Voltage.
P0.3 /	5	10	D I/O or A In	Port 0.3.
EXTCLK			A I/O or D In	External Clock Pin. This pin can be used as the external clock input for CMOS, capacitor, or RC oscillator configurations.
P0.4	6	12	D I/O or A In	Port 0.4.
P0.5	7	13	D I/O or A In	Port 0.5.
P0.6 /	9	1	D I/O or A In	Port 0.6.
CNVSTR			D In	ADC0 External Convert Start Input.
NC	_	4,9,11		No Connection.

### Table 3.1. Pin Definitions for the C8051T600/1/2/3/4/5





Figure 3.1. C8051T600/1/2/3/4/5-GM QFN11 Pinout Diagram (Top View)



Figure 3.2. C8051T600/1/2/3/4/5-GS SOIC14 Pinout Diagram (Top View)



# 5. SOIC-14 Package Specifications





Dimension	Min	Nom	Max		Dimension	Min	Nom	Max
A		—	1.75		L	0.40	—	1.27
A1	0.10 — 0.25				L2		0.25 BSC	
b	0.33	—	0.51		θ	0°		8°
С	0.17 — 0.25				aaa		0.10	
D		8.65 BSC			bbb		0.20	
E	6.00 BSC				CCC		0.10	
E1	3.90 BSC				ddd		0.25	
е		1.27 BSC						

#### Table 5.1. SOIC-14 Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm).

- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC outline MS012, variation AB.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.





## Figure 5.2. SOIC-14 Recommended PCB Land Pattern

Table 5.2	SOIC-14 PCB	Land Pattern	Dimensions
			Difficitions

Dimension Min		Max		Dimension	Min	Max	
C1	5.30	5.40		X1	0.50	0.60	
E	1.27	BSC		Y1	1.45	1.55	
<ul> <li>Notes:</li> <li>General</li> <li>1. All dimensions shown are in millimeters (mm) unless otherwise noted.</li> <li>2. This Land Pattern Design is based on the IPC-7351 guidelines.</li> </ul>							
Solder Mask D 3. All met mask a	<ul> <li>Solder Mask Design</li> <li>All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.</li> </ul>						
Stencil Design 4. A stain to assu 5. The ste 6. The rat	<ul> <li>tencil Design</li> <li>A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.</li> <li>The stencil thickness should be 0.125 mm (5 mils).</li> <li>The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.</li> </ul>						
Card Assembl	у						
7. A No-C 8. The red Body C	<ol> <li>A No-Clean, Type-3 solder paste is recommended.</li> <li>The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.</li> </ol>						



# Table 8.11. Comparator Electrical Characteristics $V_{DD}$ = 3.0 V, -40 to +85 °C unless otherwise noted.

Parameter	Conditions	Min	Тур	Мах	Units
Response Time:	CP0+ - CP0- = 100 mV	_	240		ns
Mode 0, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	_	240	—	ns
Response Time:	CP0+ - CP0- = 100 mV	—	400	—	ns
Mode 1, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	—	400	—	ns
Response Time:	CP0+ - CP0- = 100 mV	—	650	—	ns
Mode 2, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	—	1100	—	ns
Response Time:	CP0+ - CP0- = 100 mV	—	2000	—	ns
Mode 3, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	—	5500	—	ns
Common-Mode Rejection Ratio		—	1	4	mV/V
Positive Hysteresis 1	CP0HYP1-0 = 00	—	0	1	mV
Positive Hysteresis 2	CP0HYP1-0 = 01	2	5	8	mV
Positive Hysteresis 3	CP0HYP1-0 = 10	5	10	14	mV
Positive Hysteresis 4	CP0HYP1-0 = 11	11	20	28	mV
Negative Hysteresis 1	CP0HYN1-0 = 00	—	0	1	mV
Negative Hysteresis 2	CP0HYN1-0 = 01	2	5	8	mV
Negative Hysteresis 3	CP0HYN1-0 = 10	5	10	14	mV
Negative Hysteresis 4	CP0HYN1-0 = 11	11	20	28	mV
Inverting or Non-Inverting Input Voltage Range		-0.25	_	V <sub>DD</sub> + 0.25	V
Input Offset Voltage		-7.5		7.5	mV
Power Specifications	•				
Power Supply Rejection		—	0.5	—	mV/V
Powerup Time		—	10	—	μs
Supply Current at DC	Mode 0	—	26	50	μA
	Mode 1	—	10	20	μA
	Mode 2	—	3	6	μA
	Mode 3	—	0.5	2	μA
Note: Vcm is the common-mode vo	Itage on CP0+ and CP0–.				



## 10. Temperature Sensor (C8051T600/2/4 only)

An on-chip temperature sensor is included on the C8051T600/2/4, which can be directly accessed via the ADC multiplexer. To use the ADC to measure the temperature sensor, the ADC mux channel should be configured to connect to the temperature sensor. The temperature sensor transfer function is shown in Figure 10.1. The output voltage ( $V_{TEMP}$ ) is the positive ADC input when the ADC multiplexer is set correctly. The TEMPE bit in register REF0CN enables/disables the temperature sensor, as described in SFR Definition 11.1. While disabled, the temperature sensor defaults to a high impedance state and any ADC measurements performed on the sensor will result in meaningless data. Refer to Table 8.8 for the slope and offset parameters of the temperature sensor.





#### 10.1. Calibration

The uncalibrated temperature sensor output is extremely linear and suitable for relative temperature measurements (see Table 8.8 on page 35 for specifications). For absolute temperature measurements, offset and/or gain calibration is recommended. A single-point offset measurement of the temperature sensor is performed on each device during production test. The registers TOFFH and TOFFL, shown in SFR Definition 10.1 and SFR Definition 10.2 represent the output of the ADC when reading the temperature sensor at 0 °C, and using the internal regulator as a voltage reference.

Figure 10.2 shows the typical temperature sensor error assuming a 1-point calibration at 0 °C. Parameters that affect ADC measurement, in particular the voltage reference value, will also affect temperature measurement.



Mnemonic	Description	Bytes	Clock Cycles
ANL C, bit	AND direct bit to Carry	2	2
ANL C, /bit	AND complement of direct bit to Carry	2	2
ORL C, bit	OR direct bit to carry	2	2
ORL C, /bit	OR complement of direct bit to Carry	2	2
MOV C, bit	Move direct bit to Carry	2	2
MOV bit, C	Move Carry to direct bit	2	2
JC rel	Jump if Carry is set	2	2/3
JNC rel	Jump if Carry is not set	2	2/3
JB bit, rel	Jump if direct bit is set	3	3/4
JNB bit, rel	Jump if direct bit is not set	3	3/4
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/4
Program Branching			
ACALL addr11	Absolute subroutine call	2	3
LCALL addr16	Long subroutine call	3	4
RET	Return from subroutine	1	5
RETI	Return from interrupt	1	5
AJMP addr11	Absolute jump	2	3
LJMP addr16	Long jump	3	4
SJMP rel	Short jump (relative address)	2	3
JMP @A+DPTR	Jump indirect relative to DPTR	1	3
JZ rel	Jump if A equals zero	2	2/3
JNZ rel	Jump if A does not equal zero	2	2/3
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	3/4
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/4
CJNE Rn, #data, rel	Compare immediate to Register and jump if not equal	3	3/4
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	4/5
DJNZ Rn, rel	Decrement Register and jump if not zero	2	2/3
DJNZ direct, rel	Decrement direct byte and jump if not zero	3	3/4
NOP	No operation	1	1

## Table 14.1. CIP-51 Instruction Set Summary (Continued)



## SFR Definition 14.6. PSW: Program Status Word

Bit	7	6	5	4	3	2	1	0	
Nam	e CY	AC	F0	RS	[1:0]	OV	F1	PARITY	
Туре	R/W	R/W	R/W	R	R/W R/W			R	
Rese	et 0	0	0	0 0 0 0 0					
SFR /	Address = 0	xD0; Bit-Addres	sable			1	I	1	
Bit	Name		Function						
7	CY	Carry Flag.							
		This bit is set row (subtraction	when the las on). It is clea	st arithmetic ared to logic	operation re 0 by all othe	esulted in a cater arithmetic of	arry (additio operations.	n) or a bor-	
6	AC	Auxiliary Car	ry Flag.						
		This bit is set borrow from (s metic operatio	This bit is set when the last arithmetic operation resulted in a carry into (addition) or a borrow from (subtraction) the high order nibble. It is cleared to logic 0 by all other arithmetic operations.						
5	F0	User Flag 0.							
		This is a bit-ad	dressable, g	general pur	oose flag for	use under so	oftware cont	rol.	
4:3	RS[1:0]	Register Ban	k Select.						
		These bits sel	ect which re	gister bank	is used durir	ng register ac	cesses.		
		00: Bank 0, A	ddresses 0x0	00-0x07					
		10: Bank 1, A	ddresses 0x	10-0x0F					
		11: Bank 3, Ad	dresses 0x	18-0x1F					
2	OV	Overflow Flag	<b>j</b> .						
		This bit is set	to 1 under th	ne following	circumstanc	es:			
		■ An ADD, A	DDC, or SU	BB instructi	on causes a	sign-change	overflow.		
		<ul> <li>A MUL instruction results in an overflow (result is greater than 255).</li> <li>A DW instruction equade a divide by zero condition.</li> </ul>							
		The OV bit is cleared to 0 by the ADD. ADDC SUBB MUL and DIV instructions in al							
		other cases.							
1	F1	User Flag 1.							
		This is a bit-ad	dressable,	general pur	bose flag for	use under so	oftware cont	rol.	
0	PARITY	Parity Flag.							
		This bit is set t if the sum is e	o logic 1 if th ven.	c 1 if the sum of the eight bits in the accumulator is odd and clear					



#### 15.2. Data Memory

The C8051T600/1/2/3/4/5 devices include 256 bytes of RAM, and the C8051T606 devices include 128 bytes of RAM. This memory is mapped into the internal data memory space of the 8051 controller core. The RAM memory organization of the C8051T600/1/2/3/4/5/6 device family is shown in Figure 15.2



Figure 15.2. RAM Memory Map

#### 15.2.1. Internal RAM

The 256 bytes of internal RAM on the C8051T600/1/2/3/4/5 are mapped into the data memory space from 0x00 through 0xFF. The 128 bytes of internal RAM on the C8051T606 are mapped into the data memory space from 0x00 through 0x7F. The 128 bytes of data memory from 0x00 to 0x7F on all devices are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access these 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory available on the C8051T600/1/2/3/4/5 are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFRs. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the upper 128 bytes of data memory. Figure 15.2 illustrates the data memory organization of the C8051T600/1/2/3/4/5/6.



## SFR Definition 17.5. IT01CF: INT0/INT1 Configuration

Bit	7	6	5	4	3	2	1	0
Name	IN1PL		IN1SL[2:0]		IN0PL		IN0SL[2:0]	
Туре	R/W		R/W		R/W		R/W	
Reset	0	0	0	0	0	0	0	1

SFR Address = 0xE4

Bit	Name	Function
7	IN1PL	INT1 Polarity.
		1: INT1 input is active high.
6:4	IN1SL[2:0]	<b>INT1</b> Port Pin Selection Bits. These bits select which Port pin is assigned to INT1. Note that this pin assignment is independent of the Crossbar; INT1 will monitor the assigned Port pin without disturbing the peripheral that has been assigned the Port pin via the Crossbar. The Crossbar will not assign the Port pin to a peripheral if it is configured to skip the selected pin. 000: Select P0.0 001: Select P0.1 010: Select P0.2 011: Select P0.3 100: Select P0.4 101: Select P0.5 110: Select P0.6 111: Select P0.7
3	INOPL	INTO Polarity. 0: INTO input is active low. 1: INTO input is active high.
2:0	IN0SL[2:0]	<b>INTO</b> Port Pin Selection Bits. These bits select which Port pin is assigned to INTO. Note that this pin assignment is independent of the Crossbar; INTO will monitor the assigned Port pin without disturbing the peripheral that has been assigned the Port pin via the Crossbar. The Crossbar will not assign the Port pin to a peripheral if it is configured to skip the selected pin. 000: Select P0.0 001: Select P0.1 010: Select P0.2 011: Select P0.3 100: Select P0.4 101: Select P0.5 110: Select P0.6 111: Select P0.7



### SFR Definition 21.3. OSCXCN: External Oscillator Control

Bit	7	6	5	4	3	2	1	0
Name		XOSCMD[2:0]				XFCN[2:0]		
Туре	R	R/W			R	R/W		
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xB1

Bit	Name		Function	ו				
7	Unused	Read =	Read = 0b; Write = Don't Care					
6:4	XOSCMD[2:0]	Externa	al Oscillator Mode Select.					
		00x: Ex	ternal Oscillator circuit off.					
		010: Ex	ternal CMOS Clock Mode.					
		011: Ex	ternal CMOS Clock Mode with divide	by 2 stage.				
		100: RC	C Oscillator Mode with divide by 2 stag	je.				
		101: Ca	pacitor Oscillator Mode with divide by	2 stage.				
		11x: Re	11x: Reserved.					
3	Unused	Read =	Read = 0b; Write = Don't Care					
2:0	XFCN[2:0]	External Oscillator Frequency Control Bits.						
		Set according to the desired frequency range for RC mode.						
		Set according to the desired K Factor for C mode.						
		XFCN	RC Mode	C Mode				
		000	f ≤ 25 kHz	K Factor = 0.87				
		001	25 kHz < f ≤ 50 kHz	K Factor = 2.6				
		010	50 kHz < f ≤ 100 kHz	K Factor = 7.7				
		011 100 kHz < f ≤ 200 kHz K Factor = 22						
		100         200 kHz < f ≤ 400 kHz						
		101	400 kHz < f ≤ 800 kHz	K Factor = 180				
		110	800 kHz < f ≤ 1.6 MHz	K Factor = 664				
		111	$1.6 \text{ MHz} < f \le 3.2 \text{ MHz}$	K Factor = 1590				



#### 22.4. Port I/O Initialization

Port I/O initialization consists of the following steps:

- 1. Select the input mode (analog or digital) for all Port pins, using the Port Input Mode register (POMDIN).
- 2. Select the output mode (open-drain or push-pull) for all Port pins, using the Port Output Mode register (P0MDOUT).
- 3. Select any pins to be skipped by the I/O crossbar using the XBR0 register.
- 4. Assign Port pins to desired peripherals.
- 5. Enable the crossbar (XBARE = 1).

All Port pins must be configured as either analog or digital inputs. Any pins to be used as Comparator or ADC inputs should be configured as analog inputs. When a pin is configured as an analog input, its weak pullup, digital driver, and digital receiver are disabled. This process saves power and reduces noise on the analog input. Pins configured as digital inputs may still be used by analog peripherals; however this practice is not recommended.

Additionally, all analog input pins should be configured to be skipped by the crossbar (accomplished by setting the associated bits in XBR0). Port input mode is set in the P0MDIN register, where a 1 indicates a digital input, and a 0 indicates an analog input. All pins default to digital inputs on reset. See SFR Definition 22.5 for the P0MDIN register details.

The output driver characteristics of the I/O pins are defined using the Port Output Mode register (P0MD-OUT). Each Port Output driver can be configured as either open drain or push-pull. This selection is required even for the digital resources selected in the XBRn registers, and is not automatic. The only exception to this is the SMBus (SDA, SCL) pins, which are configured as open-drain regardless of the P0MDOUT settings. When the WEAKPUD bit in XBR2 is 0, a weak pullup is enabled for all Port I/O configured as open-drain. WEAKPUD does not affect the push-pull Port I/O. Furthermore, the weak pullup is turned off on an output that is driving a 0 to avoid unnecessary power dissipation.

Registers XBR1 and XBR2 must be loaded with the appropriate values to select the digital I/O functions required by the design. Setting the XBARE bit in XBR2 to 1 enables the crossbar. Until the crossbar is enabled, the external pins remain as standard Port I/O (in input mode), regardless of the XBRn Register settings. For given XBRn Register settings, one can determine the I/O pin-out using the Priority Decode Table. An alternative is to use the Configuration Wizard utility available on the Silicon Laboratories web site to determine the Port I/O pin-assignments based on the XBRn Register settings.

The crossbar must be enabled to use Port pins as standard Port I/O in output mode. Port output drivers are disabled while the crossbar is disabled.



### SFR Definition 25.1. CKCON: Clock Control

Bit	7	6	5	4	3	2	1	0
Name		T2MH	T2ML	T1M	TOM		SCA	[1:0]
Туре	R	R/W	R/W	R/W	R/W	R	R/W	
Reset	0	0	0	0	0	0	0	0

SFR Address = 0x8E

Bit	Name	Function
7	Unused	Unused. Read = 0b, Write = Don't Care
6	T2MH	Timer 2 High Byte Clock Select.
		Selects the clock supplied to the Timer 2 high byte (split 8-bit timer mode only).
		0: Timer 2 high byte uses the clock defined by the T2XCLK bit in TMR2CN.
	TOM	
5	I ZIVIL	Timer 2 Low Byte Clock Select.
		Selects the clock supplied to Timer 2. If Timer 2 is configured in split 8-bit timer mode, this bit selects the clock supplied to the lower 8-bit timer.
		0: Timer 2 low byte uses the clock defined by the T2XCLK bit in TMR2CN.
		1: Timer 2 low byte uses the system clock.
4	T1M	Timer 1 Clock Select.
		Selects the clock source supplied to Timer 1. Ignored when C/T1 is set to 1.
		0: Timer 1 uses the clock defined by the prescale bits SCA[1:0].
		1: Timer 1 uses the system clock.
3	TOM	Timer 0 Clock Select.
		Selects the clock source supplied to Timer 0. Ignored when C/T0 is set to 1.
		0: Counter/Timer 0 uses the clock defined by the prescale bits SCA[1:0].
		1: Counter/Timer 0 uses the system clock.
2	Unused	Unused. Read = 0b, Write = Don't Care
1:0	SCA[1:0]	Timer 0/1 Prescale Bits.
		These bits control the Timer 0/1 Clock Prescaler:
		00: System clock divided by 12
		01: System clock divided by 4
		10: System clock divided by 48
		TT. External clock divided by 8 (synchronized with the system clock)





Figure 25.1. T0 Mode 0 Block Diagram

#### 25.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.



#### 25.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 in the TCON register is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 in the TMOD register is logic 0 or when the input signal INT0 is active as defined by bit IN0PL in register IT01CF (see Section "17.3. INT0 and INT1 External Interrupt Sources" on page 87 for details on the external input signals INT0 and INT1).



Figure 25.2. T0 Mode 2 Block Diagram



#### 25.2.2. 8-bit Timers with Auto-Reload

When T2SPLIT is set, Timer 2 operates as two 8-bit timers (TMR2H and TMR2L). Both 8-bit timers operate in auto-reload mode as shown in Figure 25.5. TMR2RLL holds the reload value for TMR2L; TMR2RLH holds the reload value for TMR2H. The TR2 bit in TMR2CN handles the run control for TMR2H. TMR2L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 2 Clock Select bits (T2MH and T2ML in CKCON) select either SYSCLK or the clock defined by the Timer 2 External Clock Select bit (T2XCLK in TMR2CN), as follows:

T2MH	T2XCLK	TMR2H Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

T2ML	T2XCLK	TMR2L Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

The TF2H bit is set when TMR2H overflows from 0xFF to 0x00; the TF2L bit is set when TMR2L overflows from 0xFF to 0x00. When Timer 2 interrupts are enabled, an interrupt is generated each time TMR2H overflows. If Timer 2 interrupts are enabled and TF2LEN (TMR2CN.5) is set, an interrupt is generated each time either TMR2L or TMR2H overflows. When TF2LEN is enabled, software must check the TF2H and TF2L flags to determine the source of the Timer 2 interrupt. The TF2H and TF2L interrupt flags are not cleared by hardware and must be manually cleared by software.



Figure 25.5. Timer 2 8-Bit Mode Block Diagram



### SFR Definition 25.9. TMR2RLL: Timer 2 Reload Register Low Byte

Bit	7	6	5	4	3	2	1	0
Nam	ame TMR2RLL[7:0]							
Туре	r <b>pe</b> R/W							
Rese	et 0	0	0	0	0	0	0	0
SFR Address = 0xCA								
Bit	Name		Function					
7:0	TMR2RLL[7:0]	Timer 2 F	Timer 2 Reload Register Low Byte.					

TMR2RLL holds the low byte of the reload value for Timer 2.

#### SFR Definition 25.10. TMR2RLH: Timer 2 Reload Register High Byte

Bit	7	6	5	4	3	2	1	0	
Nam	ne TMR2RLH[7:0]								
Тур	e	R/W							
Rese	et <sup>0</sup>	0	0	0	0	0	0	0	
SFR A	SFR Address = 0xCB								
Bit	Name		Function						
7:0	TMR2RLH[7:0	] Timer 2 I	Timer 2 Reload Register High Byte.						
		TMR2RL	TMR2RLH holds the high byte of the reload value for Timer 2.						

### SFR Definition 25.11. TMR2L: Timer 2 Low Byte

Bit	7	6	5	4	3	2	1	0
Name	• TMR2L[7:0]							
Туре				R/	W			
Reset	0	0	0	0	0	0	0	0
SFR Address = 0xCC								
Bit	Name	Name Function						

-		
7:0	TMR2L[7:0]	Timer 2 Low Byte.
		In 16-bit mode, the TMR2L register contains the low byte of the 16-bit Timer 2. In 8- bit mode, TMR2L contains the 8-bit low byte timer value.



als <sup>1</sup>

	1							
System Clock (Hz)	PCA0CPL2	Timeout Interval (ms)						
24,500,000	255	32.1						
24,500,000	128	16.2						
24,500,000	32	4.1						
3,062,500 <sup>2</sup>	255	257						
3,062,500 <sup>2</sup>	128	129.5						
3,062,500 <sup>2</sup>	32	33.1						
32,000	255	24576						
32,000	128	12384						
32,000	32	3168						
Notes:								
1. Assumes SYSCLK/12 as the PCA clock source and a PCA0L value								
of 0x00 at the upda	of 0x00 at the update time.							

2. Internal SYSCLK reset frequency = Internal Oscillator divided by 8.

