



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I²C), UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	8
Program Memory Size	4KB (4K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154", 3.90mm Width)
Supplier Device Package	14-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051t603-gsr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Figure 25.5. Timer 2 8-Bit Mode Block Diagram	156
26.	. Programmable Counter Array	
	Figure 26.1. PCA Block Diagram	160
	Figure 26.2. PCA Counter/Timer Block Diagram	161
	Figure 26.3. PCA Interrupt Block Diagram	162
	Figure 26.4. PCA Capture Mode Diagram	164
	Figure 26.5. PCA Software Timer Mode Diagram	165
	Figure 26.6. PCA High-Speed Output Mode Diagram	166
	Figure 26.7. PCA Frequency Output Mode	167
	Figure 26.8. PCA 8-Bit PWM Mode Diagram	168
	Figure 26.9. PCA 16-Bit PWM Mode	169
	Figure 26.10. PCA Module 2 with Watchdog Timer Enabled	170
27.	. C2 Interface	
	Figure 27.1. Typical C2 Pin Sharing	185





Figure 3.3. C8051T606-GM QFN11 Pinout Diagram (Top View)



Figure 3.4. C8051T606-GT MSOP10 Pinout Diagram (Top View)







Table 4.2. QFIN-TT FCD Land Fallern Dimension	Table 4.2.	<b>QFN-11</b>	PCB Land	Pattern	Dimensions
---	------------	---------------	----------	---------	------------

Dimension	Min	Max		Dimension	Min	Max
C1	2.75	2.85		X2	1.40	1.50
C2	2.75	2.85		Y1	0.65	0.75
E	0.50	0.50 BSC		Y2	2.30	2.40
X1	0.20	0.30	1		•	

Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

Solder Mask Design

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be  $60 \,\mu$ m minimum, all the way around the pad.

#### Stencil Design

- **4.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.
- **7.** A 3 x 1 array of 1.30 x 0.60 mm openings on 0.80 mm pitch should be used for the center pad.

Card Assembly

- **8.** A No-Clean, Type-3 solder paste is recommended.
- **9.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



# C8051T600/1/2/3/4/5/6



Figure 6.2. MSOP-10 PCB Land Pattern

Table 6.2.	<b>MSOP-10 PCB</b>	Land Pattern	Dimensions

Dimension	Min	Max		Dimension	Min	Max		
C1	4.40	REF		X1		0.30		
E	0.50	BSC		Y1	1.40	REF		
G1	3.00 —			Z1		5.80		
<ul> <li>Notes:</li> <li>General</li> <li>1. All dimensions shown are in millimeters (mm) unless otherwise noted.</li> <li>2. Dimensioning and Tolerancing per ASME Y14.5M-1994.</li> <li>3. This Land Pattern Design is based on the IPC-7351 guidelines.</li> <li>4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.</li> </ul>								
Solder Mask Desig 5. All metal pa mask and th	er Mask Design J. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.							
<ul> <li>Stencil Design</li> <li>6. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.</li> <li>7. The stencil thickness should be 0.125 mm (5 mils).</li> <li>8. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.</li> </ul>								
<ul> <li>Card Assembly</li> <li>9. A No-Clean, Type-3 solder paste is recommended.</li> <li>10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.</li> </ul>								



# Table 8.11. Comparator Electrical Characteristics $V_{DD}$ = 3.0 V, -40 to +85 °C unless otherwise noted.

Parameter	Conditions	Min	Тур	Мах	Units		
Response Time:	CP0+ - CP0- = 100 mV	_	240		ns		
Mode 0, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	_	240	—	ns		
Response Time:	CP0+ - CP0- = 100 mV	—	400	—	ns		
Mode 1, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	—	400	—	ns		
Response Time:	CP0+ - CP0- = 100 mV	—	650	—	ns		
Mode 2, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	—	1100	—	ns		
Response Time:	CP0+ - CP0- = 100 mV	—	2000	—	ns		
Mode 3, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	—	5500	—	ns		
Common-Mode Rejection Ratio		—	1	4	mV/V		
Positive Hysteresis 1	CP0HYP1-0 = 00	—	0	1	mV		
Positive Hysteresis 2	CP0HYP1-0 = 01	2	5	8	mV		
Positive Hysteresis 3	CP0HYP1-0 = 10	5	10	14	mV		
Positive Hysteresis 4	CP0HYP1-0 = 11	11	20	28	mV		
Negative Hysteresis 1	CP0HYN1-0 = 00	—	0	1	mV		
Negative Hysteresis 2	CP0HYN1-0 = 01	2	5	8	mV		
Negative Hysteresis 3	CP0HYN1-0 = 10	5	10	14	mV		
Negative Hysteresis 4	CP0HYN1-0 = 11	11	20	28	mV		
Inverting or Non-Inverting Input Voltage Range		-0.25	_	V <sub>DD</sub> + 0.25	V		
Input Offset Voltage		-7.5		7.5	mV		
Power Specifications	•						
Power Supply Rejection		—	0.5	—	mV/V		
Powerup Time		—	10	—	μs		
Supply Current at DC	Mode 0	—	26	50	μA		
	Mode 1	—	10	20	μA		
	Mode 2	—	3	6	μA		
	Mode 3	—	0.5	2	μA		
Note: Vcm is the common-mode voltage on CP0+ and CP0–.							



#### 9.4. Programmable Window Detector

The ADC Programmable Window Detector continuously compares the ADC0 output registers to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in register ADC0CN) can also be used in polled mode. The ADC0 Greater-Than (ADC0GTH, ADC0GTL) and Less-Than (ADC0LTH, ADC0LTL) registers hold the comparison values. The window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC0 Less-Than and ADC0 Greater-Than registers.

#### SFR Definition 9.5. ADC0GTH: ADC0 Greater-Than Data High Byte

Bit	7	6	6         5         4         3         2         1         0						
Nam	ADC0GTH[7:0]								
Туре	R/W								
Rese	et 1	1	1	1	1	1	1	1	
SFR A	SFR Address = 0xC4								
Bit	Name		Function						
7:0	ADC0GTH[7:0	ADC0 G	reater-Than	Data Word	High-Order	Bits.			

# SFR Definition 9.6. ADC0GTL: ADC0 Greater-Than Data Low Byte

Bit	7	6	5	4	3	2	1	0
Name	ADC0GTL[7:0]							
Туре	R/W							
Reset	1	1	1	1	1	1	1	1
SFR Address = 0xC3								

Bit	Name	Function
7:0	ADC0GTL[7:0]	ADC0 Greater-Than Data Word Low-Order Bits.



# SFR Definition 9.9. AMX0SL: AMUX0 Positive Channel Select

Bit	7	6	5	4	3	2	1	0
Name						AMX0	)P[3:0]	
Туре	R/W	R/W	R/W	R/W		R/	W	
Reset	1	0	0	0	0	0	0	0

SFR Address = 0xBB

Bit	Name		Function			
7:4	Unused	Unused. Read = 1000b; Write = Don't Care.				
3:0	AMX0P[3:0]	AMUX0 Positive Input Selection.				
		0000:	P0.0			
		0001:	P0.1			
		0010:	P0.2			
		0011:	P0.3			
		0100:	P0.4			
		0101:	P0.5			
		0110:	P0.6			
		0111:	P0.7			
		1000:	Temp Sensor			
		1001:	V <sub>DD</sub>			
		1010 – 1111:	no input selected			



#### 19.2. Power-Fail Reset/V<sub>DD</sub> Monitor

When a power-down transition or power irregularity causes  $V_{DD}$  to drop below  $V_{RST}$ , the power supply monitor will drive the  $\overline{RST}$  pin low and hold the CIP-51 in a reset state (see Figure 19.2). When  $V_{DD}$  returns to a level above  $V_{RST}$ , the CIP-51 will be released from the reset state. Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if  $V_{DD}$  dropped below the level required for data retention. If the PORSF flag reads 1, the data may no longer be valid. The  $V_{DD}$  monitor is disabled after power-on resets. Its defined state (enabled/disabled) is not altered by any other reset source. For example, if the  $V_{DD}$  monitor is enabled by code and a software reset is performed, the  $V_{DD}$  monitor will still be enabled after the reset.

**Important Note:** If the  $V_{DD}$  monitor is being turned on from a disabled state, it has the potential to generate a system reset. The  $V_{DD}$  monitor is enabled and selected as a reset source by writing the PORSF flag in RSTSRC to 1.

See Figure 19.2 for  $V_{DD}$  monitor timing; note that the power-on-reset delay is not incurred after a  $V_{DD}$  monitor reset. See Table 8.4 for complete electrical characteristics of the  $V_{DD}$  monitor.

#### 19.3. External Reset

The external RST pin provides a means for external circuitry to force the device into a reset state. Asserting an active-low signal on the RST pin generates a reset; an external pullup and/or decoupling of the RST pin may be necessary to avoid erroneous noise-induced resets. See Table 8.4 for complete RST pin specifications. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.

#### **19.4. Missing Clock Detector Reset**

The Missing Clock Detector (MCD) is a one-shot circuit that is triggered by the system clock. If the system clock remains high or low for more than the time specified in Section "8. Electrical Characteristics" on page 30, the one-shot will time out and generate a reset. After a MCD reset, the MCDRSF flag (RSTSRC.2) will read 1, signifying the MCD as the reset source; otherwise, this bit reads 0. Writing a 1 to the MCDRSF bit enables the Missing Clock Detector; writing a 0 disables it. The state of the RST pin is unaffected by this reset.

#### 19.5. Comparator0 Reset

Comparator0 can be configured as a reset source by writing a 1 to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled and allowed to settle prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0-), the device is put into the reset state. After a Comparator0 reset, the CORSEF flag (RSTSRC.5) will read 1 signifying Comparator0 as the reset source; otherwise, this bit reads 0. The state of the RST pin is unaffected by this reset.

#### 19.6. PCA Watchdog Timer Reset

The watchdog timer (WDT) function of the programmable counter array (PCA) can be used to prevent software from running out of control during a system malfunction. The PCA WDT function can be enabled or disabled by software as described in Section "26.4. Watchdog Timer Mode" on page 170; the WDT is enabled and clocked by SYSCLK/12 following any reset. If a system malfunction prevents user software from updating the WDT, a reset is generated and the WDTRSF bit (RSTSRC.5) is set to 1. The state of the RST pin is unaffected by this reset.



#### **19.7. EPROM Error Reset**

If an EPROM read or write targets an illegal address, a system reset is generated. This may occur due to any of the following:

- Programming hardware attempts to write or read an EPROM location which is above the user code space address limit.
- An EPROM read from firmware is attempted above user code space. This occurs when a MOVC operation is attempted above the user code space address limit.
- A Program read is attempted above user code space. This occurs when user code attempts to branch to an address above the user code space address limit.

The MEMERR bit (RSTSRC.6) is set following an EPROM error reset. The state of the  $\overline{RST}$  pin is unaffected by this reset.

#### 19.8. Software Reset

Software may force a reset by writing a 1 to the SWRSF bit (RSTSRC.4). The SWRSF bit will read 1 following a software forced reset. The state of the RST pin is unaffected by this reset.



# 20. EPROM Memory

Electrically programmable read-only memory (EPROM) is included on-chip for program code storage. The EPROM memory can be programmed via the C2 debug and programming interface when a special programming voltage is applied to the  $V_{PP}$  pin. Each location in EPROM memory is programmable only once (i.e., non-erasable). Table 8.6 on page 34 shows the EPROM specifications.

#### 20.1. Programming and Reading the EPROM Memory

Reading and writing the EPROM memory is accomplished through the C2 programming and debug interface. When creating hardware to program the EPROM, it is necessary to follow the programming steps listed below. Refer to the "C2 Interface Specification" available at http://www.silabs.com for details on communicating via the C2 interface. Section "27. C2 Interface" on page 178 has information about C2 register addresses for the C8051T600/1/2/3/4/5/6.

#### 20.1.1. EPROM Write Procedure

- 1. Reset the device using the  $\overline{RST}$  pin.
- 2. Wait at least 20 µs before sending the first C2 command.
- 3. Place the device in core reset: Write 0x04 to the DEVCTL register.
- 4. Set the device to program mode (1st step): Write 0x40 to the EPCTL register.
- 5. Set the device to program mode (2nd step): Write 0x58 to the EPCTL register.
- 6. Apply the VPP programming Voltage.
- 7. Write the first EPROM address for programming to EPADDRH and EPADDRL.
- 8. Write a data byte to EPDAT. EPADDRH:L will increment by 1 after this write.
- 9. Use a C2 Address Read command to poll for write completion.
- 10. (Optional) Check the ERROR bit in register EPSTAT and abort the programming operation if necessary.
- 11. If programming is not finished, return to Step 8 to write the next address in sequence, or return to Step 7 to program a new address.
- 12. Remove the VPP programming Voltage.
- 13.Remove program mode (1st step): Write 0x40 to the EPCTL register.
- 14. Remove program mode (2nd step): Write 0x00 to the EPCTL register.
- 15. Reset the device: Write 0x02 and then 0x00 to the DEVCTL register.

**Important Note**: There is a finite amount of time which  $V_{PP}$  can be applied without damaging the device, which is cumulative over the life of the device. Refer to Table 8.1 on page 30 for the  $V_{PP}$  timing specification.



#### 21.3. External Oscillator Drive Circuit

The external oscillator circuit may drive an external capacitor or RC network. A CMOS clock may also provide a clock input. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the EXTCLK pin as shown in Figure 21.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see SFR Definition 21.3).

**Important Note on External Oscillator Usage:** Port pins must be configured when using the external oscillator circuit. When the external oscillator drive circuit is enabled in capacitor, RC, or CMOS clock mode, Port pin P0.3 is used as EXTCLK. The Port I/O Crossbar should be configured to skip the Port pin used by the oscillator circuit; see Section "22.3. Priority Crossbar Decoder" on page 111 for Crossbar configuration. Additionally, when using the external oscillator circuit in capacitor or RC mode, the associated Port pin should be configured as an **analog input**. In CMOS clock mode, the associated pin should be configured as a **digital input**. See Section "22.4. Port I/O Initialization" on page 114 for details on Port input mode selection.



#### 21.3.1. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 21.1, "RC Mode". The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation, according to Equation 21.1, where f = the frequency of oscillation in MHz, C = the capacitor value in pF, and R = the pull-up resistor value in k $\Omega$ .

#### **Equation 21.1. RC Mode Oscillator Frequency**

$$f = 1.23 \times 10^3 / (R \times C)$$

For example: If the frequency desired is 100 kHz, let R = 246 k $\Omega$  and C = 50 pF:

f = 1.23(10<sup>3</sup>) / RC = 1.23(10<sup>3</sup>) / [246 x 50] = 0.1 MHz = 100 kHz

Referring to the table in SFR Definition 21.3, the required XFCN setting is 010b.

#### 21.3.2. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 21.1, "C Mode". The capacitor should be no greater than 100 pF; however, for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation according to Equation 21.2, where f = the frequency of oscillation in MHz, C = the capacitor value in pF, and V<sub>DD</sub> = the MCU power supply in Volts.

#### Equation 21.2. C Mode Oscillator Frequency

$$f = (KF)/(R \times V_{DD})$$

For example: Assume  $V_{DD} = 3.0$  V and f = 150 kHz:

f = KF / (C x VDD) 0.150 MHz = KF / (C x 3.0)

Since the frequency of roughly 150 kHz is desired, select the K Factor from the table in SFR Definition 21.3 (OSCXCN) as KF = 22:

0.150 MHz = 22 / (C x 3.0) C x 3.0 = 22 / 0.150 MHz C = 146.6 / 3.0 pF = 48.8 pF

Therefore, the XFCN value to use in this example is 011b and C = 50 pF.



# SFR Definition 22.2. XBR1: Port I/O Crossbar Register 1

Bit	7	6	5	4	3	2	1	0
Name	PCA0ME[1:0]		CP0AE	CP0E	SYSCKE	SMB0E	URX0E	UTX0E
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xE2

Bit	Name	Function
7:6	PCA0ME[1:0]	PCA Module I/O Enable Bits. 00: All PCA I/O unavailable at Port pins. 01: CEX0 routed to Port pin. 10: CEX0, CEX1 routed to Port pins. 11: CEX0, CEX1, CEX2 routed to Port pins.
5	CP0AE	Comparator0 Asynchronous Output Enable. 0: Asynchronous CP0 unavailable at Port pin. 1: Asynchronous CP0 routed to Port pin.
4	CP0E	Comparator0 Output Enable. 0: CP0 unavailable at Port pin. 1: CP0 routed to Port pin.
3	SYSCKE	<b>/SYSCLK Output Enable.</b> 0: /SYSCLK unavailable at Port pin. 1: /SYSCLK output routed to Port pin.
2	SMB0E	<b>SMBus I/O Enable.</b> 0: SMBus I/O unavailable at Port pins. 1: SMBus I/O (SDA, SCL) routed to Port pins.
1	URX0E	UART RX Input Enable. 0: UART RX unavailable at Port pin. 1: UART RX0 routed to Port pin P0.5.
0	UTX0E	UART TX Output Enable. 0: UART TX0 unavailable at Port pin. 1: UART TX0 routed to Port pin P0.4.



Bit	Set by Hardware When:	Cleared by Hardware When:
MASTED	<ul> <li>A START is generated.</li> </ul>	A STOP is generated.
WASTER		<ul> <li>Arbitration is lost.</li> </ul>
	<ul> <li>START is generated.</li> </ul>	A START is detected.
	<ul> <li>SMB0DAT is written before the start of an</li> </ul>	<ul> <li>Arbitration is lost.</li> </ul>
TAMODE	SMBus frame.	<ul> <li>SMB0DAT is not written before the start of an SMBus frame.</li> </ul>
STA	<ul> <li>A START followed by an address byte is received.</li> </ul>	<ul> <li>Must be cleared by software.</li> </ul>
	A STOP is detected while addressed as a	<ul> <li>A pending STOP is generated.</li> </ul>
STO	slave.	
	<ul> <li>Arbitration is lost due to a detected STOP.</li> </ul>	
	A byte has been received and an ACK	After each ACK cycle.
ACKRQ	hardware ACK is not enabled)	
	<ul> <li>A repeated START is detected as a</li> </ul>	<ul> <li>Each time SL is cleared</li> </ul>
	MASTER when STA is low (unwanted repeated START).	
ARBLOST	<ul> <li>SCL is sensed low while attempting to generate a STOP or repeated START condition.</li> </ul>	
	<ul> <li>SDA is sensed low while transmitting a 1 (excluding ACK bits).</li> </ul>	
ACK	The incoming ACK value is low	The incoming ACK value is high
	(ACKNOWLEDGE).	(NOT ACKNOWLEDGE).
	A START has been generated.	Must be cleared by software.
	Lost arbitration.	
SI SI	<ul> <li>A byte has been transmitted and an ACK/NACK received.</li> </ul>	
51	<ul> <li>A byte has been received.</li> </ul>	
	<ul> <li>A START or repeated START followed by a slave address + R/W has been received.</li> <li>A STOP has been received.</li> </ul>	

Table 23.3. Sources for Hardware Changes to SMB0CN



# 24. UART0

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in Section "24.1. Enhanced Baud Rate Generation" on page 138). Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART0 has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Writes to SBUF0 always access the Transmit register. Reads of SBUF0 always access the buffered Receive register; it is not possible to read data from the Transmit register.

With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in SCON0) or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive complete).







#### 24.1. Enhanced Baud Rate Generation

The UART0 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 24.2), which is not useraccessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.



Figure 24.2. UART0 Baud Rate Logic

Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "25.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload" on page 149). The Timer 1 reload value should be set so that overflows will occur at two times the desired UART baud rate frequency. Note that Timer 1 may be clocked by one of six sources: SYSCLK, SYSCLK/4, SYSCLK/12, SYSCLK/48, the external oscillator clock/8, or an external input T1. For any given Timer 1 clock source, the UART0 baud rate is determined by Equation 24.1-A and Equation 24.1-B.

A) UartBaudRate = 
$$\frac{1}{2} \times T1_Overflow_Rate$$
  
B) T1\_Overflow\_Rate =  $\frac{T1_{CLK}}{256 - TH1}$ 

#### Equation 24.1. UART0 Baud Rate

Where  $T1_{CLK}$  is the frequency of the clock supplied to Timer 1 and T1H is the high byte of Timer 1 (reload value). Timer 1 clock frequency is selected as described in Section "25. Timers" on page 145. A quick reference for typical baud rates and system clock frequencies is given in Table 24.1 through Table 24.2. The internal oscillator may still generate the system clock when the external oscillator is driving Timer 1.



		Frequency: 24.5 MHz								
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1–SCA0 (pre-scale select) <sup>1</sup>	T1M <sup>1</sup>	Timer 1 Reload Value (hex)			
	230400	-0.32%	106	SYSCLK	XX <sup>2</sup>	1	0xCB			
ي ع	115200	-0.32%	212	SYSCLK	XX	1	0x96			
ror Sc	57600	0.15%	426	SYSCLK	XX	1	0x2B			
X =	28800	-0.32%	848	SYSCLK/4	01	0	0x96			
ປ ະ	14400	0.15%	1704	SYSCLK/12	00	0	0xB9			
YS.	9600	-0.32%	2544	SYSCLK/12	00	0	0x96			
ίο =	2400	-0.32%	10176	SYSCLK/48	10	0	0x96			
	1200	0.15%	20448	SYSCLK/48	10	0	0x2B			
Notes: 1. 2.	<ul> <li>Notes:</li> <li>1. SCA1–SCA0 and T1M bit definitions can be found in Section 25.1.</li> <li>2. X = Don't care.</li> </ul>									

#### Table 24.1. Timer Settings for Standard Baud Rates Using The Internal 24.5 MHz Oscillator

Table 24.2. Timer Settings for Standard Baud Rates Using an External 22.1184 MHz Oscillator

	Frequency: 22.1184 MHz								
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1–SCA0 (pre-scale select) <sup>1</sup>	T1M <sup>1</sup>	Timer 1 Reload Value (hex)		
	230400	0.00%	96	SYSCLK	XXZ	1	0xD0		
ب ع	115200	0.00%	192	SYSCLK	XX	1	0xA0		
ror Ssc	57600	0.00%	384	SYSCLK	XX	1	0x40		
A f	28800	0.00%	768	SYSCLK / 12	00	0	0xE0		
л Г	14400	0.00%	1536	SYSCLK / 12	00	0	0xC0		
ΥS	9600	0.00%	2304	SYSCLK / 12	00	0	0xA0		
ŚШ	2400	0.00%	9216	SYSCLK / 48	10	0	0xA0		
	1200	0.00%	18432	SYSCLK / 48	10	0	0x40		
۶.,	230400	0.00%	96	EXTCLK / 8	11	0	0xFA		
ror	115200	0.00%	192	EXTCLK / 8	11	0	0xF4		
К f	57600	0.00%	384	EXTCLK / 8	11	0	0xE8		
л Г	28800	0.00%	768	EXTCLK / 8	11	0	0xD0		
ΥS	14400	0.00%	1536	EXTCLK / 8	11	0	0xA0		
S, L	9600	0.00%	2304	EXTCLK / 8	11	0	0x70		
Notes:									

1. SCA1–SCA0 and T1M bit definitions can be found in Section 25.1.

2. X = Don't care.



#### 25.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0, and TF0. TL0 can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock or prescaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0, 1, or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and/or UART, and/or initiate ADC conversions. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.







# 26. Programmable Counter Array

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and three 16-bit Capture/Compare modules. Each Capture/Compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled. The counter/timer is driven by a programmable timebase that can select between six sources: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by eight, Timer 0 overflows, or an external clock signal on the ECI input pin. Each Capture/Compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each mode is described in Section "26.3. Capture/Compare Modules" on page 163). The external oscillator clock option is ideal for real-time clock (RTC) functionality, allowing the PCA to be clocked by a precision external oscillator while the internal oscillator drives the system clock. The PCA is configured and controlled through the system controller's Special Function Registers. The PCA block diagram is shown in Figure 26.1

**Important Note:** The PCA Module 2 may be used as a Watchdog Timer (WDT), and is enabled in this mode following a system reset. Access to certain PCA registers is restricted while WDT mode is enabled. See Section 26.4 for details.



Figure 26.1. PCA Block Diagram



# SFR Definition 26.3. PCA0CPMn: PCA Capture/Compare Mode

Bit	7	7 6 5 4 3 2 1						0		
Name	PWM16	n ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn		
Туре	pe R/W R/W R/W R/W					R/W	R/W	R/W		
Rese	et 0 0 0			0	0	0	0	0		
SFR A	ddresses: I	CAOCPM0 = 0xDA, PCAOCPM1 = 0xDB, PCA0CPM2 = 0xDC								
Bit	Name	Function								
7	PWM16n	16-bit Pulse Width Modulation Enable.								
		This bit enable	This bit enables 16-bit mode when Pulse Width Modulation mode is enabled.							
		1: 16-bit PWM	selected.							
6	FCOMn	Comparator I	Function En	ablo						
Ū		This bit enable	es the comp	arator functio	on for PCA m	nodule n whe	en set to 1			
5	CAPPn	Capture Posi	tive Functio	n Enable						
		This bit enable	es the positiv	/e edge capt	ure for PCA	module n wł	hen set to 1.			
4	CAPNn	Capture Negative Function Enable.								
		This bit enables the negative edge capture for PCA module n when set to 1.								
3	MATn	Match Function Enable.								
		This bit enables the match function for PCA module n when set to 1. When enabled, matches of the PCA counter with a module's Capture/Compare register cause the CCFn bit in PCA0MD register to be set to logic 1.								
2	TOGn	Toggle Funct	ion Enable.							
		This bit enables the toggle function for PCA module n when set to 1. When enabled, matches of the PCA counter with a module's Capture/Compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.								
1	PWMn	Pulse Width Modulation Mode Enable.								
		This bit enables the PWM function for PCA module n when set to 1. When enabled, a pulse width modulated signal is output on the CEXn pin. The 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.								
0	ECCFn	Capture/Compare Flag Interrupt Enable.								
		This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.								
		0: Disable CCFn interrupts. 1: Enable a Capture/Compare Flag interrupt request when CCFn is set.								
Note:	<ul> <li>Note: When the WDTE bit is set to 1, the PCA0CPM2 register cannot be modified, and module 2 acts as the Watchdog Timer. To change the contents of the PCA0CPM2 register or the function of module 2, the Watchdog Timer must be disabled.</li> </ul>									

