

Welcome to <u>E-XFL.COM</u>

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	6
Program Memory Size	1.5KB (1.5K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	10-VFDFN Exposed Pad
Supplier Device Package	11-QFN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051t606-gm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 1.1. C8051T600/2/4 Block Diagram



Figure 1.2. C8051T601/3/5 Block Diagram



# 4. QFN-11 Package Specifications



Figure 4.1. QFN-11 Package Drawing

Dimension	Min	Nom	Max		Dimension	Min	Nom	Max
A	0.80	0.90	1.00		E		3.00 BSC	
A1	0.03	0.07	0.11		E2	2.20	2.25	2.30
A3	0.25 REF				L	0.45	0.55	0.65
b	0.18	0.25	0.30		aaa	_	—	0.15
D		3.00 BSC			bbb	_	—	0.15
D2	1.30	1.35	1.40		ddd	—	—	0.05
е	0.50 BSC				eee		—	0.08

#### Table 4.1. QFN-11 Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

**3.** This drawing conforms to the JEDEC Solid State Outline MO-243, variation VEED except for custom features D2, E2, and L which are toleranced per supplier designation.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.







Table 4.2. QFIN-TT FCD Land Fallern Dimension	Table 4.2.	<b>QFN-11</b>	PCB Land	Pattern	Dimensions
---	------------	---------------	----------	---------	------------

Dimension	Min	Max		Dimension	Min	Max
C1	2.75	2.85		X2	1.40	1.50
C2	2.75	2.85		Y1	0.65	0.75
E	0.50	0.50 BSC		Y2	2.30	2.40
X1	0.20	0.30	1		•	

Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

Solder Mask Design

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be  $60 \,\mu$ m minimum, all the way around the pad.

#### Stencil Design

- **4.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.
- **7.** A 3 x 1 array of 1.30 x 0.60 mm openings on 0.80 mm pitch should be used for the center pad.

Card Assembly

- **8.** A No-Clean, Type-3 solder paste is recommended.
- **9.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



# 8. Electrical Characteristics

# 8.1. Absolute Maximum Specifications

### Table 8.1. Absolute Maximum Ratings

Parameter	Conditions	Min	Тур	Max	Units
Ambient temperature under bias		-55	—	125	°C
Storage temperature		-65	_	150	°C
Voltage on RST or any Port I/O pin (except V <sub>PP</sub> during programming) with respect to GND	$V_{DD} \ge 2.2 V$ $V_{DD} < 2.2 V$	-0.3 -0.3		5.8 V <sub>DD</sub> + 3.6	V V
Voltage on V <sub>PP</sub> with respect to GND during a programming operation	VDD > 2.4 V	-0.3		7.0	V
Duration of High-voltage on V <sub>PP</sub> pin (cumulative)	V <sub>PP</sub> > (V <sub>DD</sub> + 3.6 V)			10	S
Voltage on V <sub>DD</sub> with respect to GND	Regulator in Normal Mode Regulator in Bypass Mode	0.3 0.3		4.2 1.98	V V
Maximum total current through V <sub>DD</sub> or GND		—	—	500	mA
Maximum output current sunk or sourced by RST or any Port pin		—		100	mA
<b>Note:</b> Stresses above those listed under "A This is a stress rating only and functi those indicated in the operation listin conditions for extended periods may	bsolute Maximum Ratings" may onal operation of the devices at igs of this specification is not im affect device reliability.	cause perm those or ar plied. Expos	anent da y other c sure to m	amage to the conditions about the action of	device. ove ıg





#### 8.3. Typical Performance Curves

Figure 8.1. C8051T600/1/2/3/4/5 Normal Mode Supply Current vs. Frequency (MPCE = 1)



Figure 8.2. C8051T606 Normal Mode Supply Current vs. Frequency (MPCE = 1)





Figure 8.3. C8051T600/1/2/3/4/5 Idle Mode Supply Current vs. Frequency (MPCE = 1)



Figure 8.4. C8051T606 Idle Mode Digital Current vs. Frequency (MPCE = 1)



# SFR Definition 9.1. ADC0CF: ADC0 Configuration

Bit	7	6	6         5         4         3         2         1         0						
Nam	e		AD0SC[4:0] AD0LJST AD08BE AMP0GN0						
Туре	•		R/W			R/W	R/W	R/W	
Rese	et 1	1	1 1 1 1 0 0 1						
SFR A	ddress = 0xB	C							
Bit	Name	Name Function							
7:3	AD0SC[4:0]	ADC0 SAR	Conversion	Clock Peri	od Bits.				
		SAR Conver AD0SC refe requirements	AR Conversion clock is derived from system clock by the following equation, where <i>DOSC</i> refers to the 5-bit value held in bits AD0SC4–0. SAR Conversion clock equirements are given in the ADC specification table.						
		AD0SC =	$ADOSC = \frac{SYSCLK}{CLK_{SAR}} - 1$						
		Note: If the N "00007	Note: If the Memory Power Controller is enabled (MPCE = '1'), AD0SC must be set to at least "00001" for proper ADC operation.					et to at least	
2	AD0LJST	ADC0 Left J	Justify Sele	ct.					
		0: Data in Al	DC0H:ADC0	L registers a	re right-justi	fied.			
		1: Data in Al	DC0H:ADC0	L registers a	ire left-justifi 10-bit mode (				
1	AD08BE	8-Bit Mode							
		0: ADC oper	о-оп моде спаріе. 0: ADC operates in 10-bit mode (normal)						
		1: ADC operates in 8-bit mode.							
		Note: When AD08BE is set to 1, the AD0LJST bit is ignored.							
0	AMP0GN0	ADC Gain C	Control Bit.						
		0: Gain = 0.5	5						
		1: Gain = 1							



#### 13.1. Comparator Multiplexer

C8051T600/1/2/3/4/5/6 devices include an analog input multiplexer to connect Port I/O pins to the comparator inputs. The Comparator0 inputs are selected in the CPT0MX register (SFR Definition 13.3). The CMX-0P1–CMX0P0 bits select the Comparator0 positive input; the CMX0N1–CMX0N0 bits select the Comparator0 negative input.

**Important Note About Comparator Inputs:** The Port pins selected as comparator inputs should be configured as analog inputs in their associated Port configuration register, and configured to be skipped by the Crossbar (for details on Port configuration, see Section "22.5. Special Function Registers for Accessing and Configuring Port I/O" on page 118).



Figure 13.3. Comparator Input Multiplexer Block Diagram



# 14. CIP-51 Microcontroller

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51<sup>™</sup> instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. The CIP-51 also includes on-chip debug hardware (see description in Section 27), and interfaces directly with the analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 14.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 25 MIPS Peak Throughput with 25 MHz Clock
- 0 to 25 MHz Clock Frequency
- Extended Interrupt Handler

- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security

#### Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.



Figure 14.1. CIP-51 Block Diagram



# SFR Definition 14.3. SP: Stack Pointer

Bit	7	6	5	4	3	2	1	0
Nam	e			SP[	7:0]			
Туре	•	R/W						
Rese	et 0	0	0	0	0	1	1	1
SFR A	SFR Address = 0x81							
Bit	Name		Function					
7:0	SP[7:0]	Stack Point	er.					

SP[7:0]	Stack Pointer.
	The Stack Pointer holds the location of the top of the stack. The stack pointer is incre-
	mented before every PUSH operation. The SP register defaults to 0x07 after reset.

#### SFR Definition 14.4. ACC: Accumulator

Bit	7	6	5	4	3	2	1	0
Name				ACC	[7:0]			
Туре	R/W							
Reset	0 0 0 0 0 0 0 0							

SFR Address = 0xE0; Bit-Addressable

Bit	Name	Function
7:0	ACC[7:0]	Accumulator.
		This register is the accumulator for arithmetic operations.

#### SFR Definition 14.5. B: B Register

Bit	7	6	5	4	3	2	1	0
Name	B[7:0]							
Туре	R/W							
Reset	0	0	0	0	0	0	0	0

#### SFR Address = 0xF0; Bit-Addressable

Bit	Name	Function
7:0	B[7:0]	B Register.
		This register serves as a second accumulator for certain arithmetic operations.



#### 15.2. Data Memory

The C8051T600/1/2/3/4/5 devices include 256 bytes of RAM, and the C8051T606 devices include 128 bytes of RAM. This memory is mapped into the internal data memory space of the 8051 controller core. The RAM memory organization of the C8051T600/1/2/3/4/5/6 device family is shown in Figure 15.2



Figure 15.2. RAM Memory Map

#### 15.2.1. Internal RAM

The 256 bytes of internal RAM on the C8051T600/1/2/3/4/5 are mapped into the data memory space from 0x00 through 0xFF. The 128 bytes of internal RAM on the C8051T606 are mapped into the data memory space from 0x00 through 0x7F. The 128 bytes of data memory from 0x00 to 0x7F on all devices are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access these 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory available on the C8051T600/1/2/3/4/5 are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFRs. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the upper 128 bytes of data memory. Figure 15.2 illustrates the data memory organization of the C8051T600/1/2/3/4/5/6.



#### 22.3. Priority Crossbar Decoder

The Priority Crossbar Decoder (Figure 22.3) assigns a priority to each I/O function, starting at the top with UART0. When a digital resource is selected, the least-significant unassigned Port pin is assigned to that resource (excluding UART0, which is always at pins P0.4 and P0.5). If a Port pin is assigned, the crossbar skips that pin when assigning the next selected resource. Additionally, the crossbar will skip Port pins whose associated bits in the XBR0 register are set. The XBR0 register allows software to skip Port pins that are to be used for analog input, dedicated functions, or GPIO.

**Important note on crossbar configuration:** If a Port pin is claimed by a peripheral without use of the crossbar, its corresponding XBR0 bit should be set. This applies to P0.0 if VREF is used, P0.3 if the external oscillator circuit is enabled, P0.6 if the ADC is configured to use the external conversion start signal (CNVSTR), and any selected ADC or comparator inputs. The crossbar skips selected pins as if they were already assigned, and moves to the next unassigned pin. Figure 22.3 shows the potential pin assignments available to the crossbar peripherals. Figure 22.4 and Figure 22.5 show two example crossbar configurations, with and without skipping pins.

Port	P0			All Port 0 pins are capable of being assigned to					
Pin Number	0	1	2	3	4	5	6	7	crossbar peripherals.
Special Function Signals	VREF			EXTCLK			CNVSTR		The crossbar peripherals are assigned in priority order from top to bottom, according to this diagram.
TX0									These boxes represent Port 0 pins which can
RX0								_	potentially be assigned to a peripheral.
SDA									
SCL									the crossbar. When these signals are enabled
CP0									the Crossbar should be manually configured to
CP0A									skip the corresponding port pins.
SYSCLK									
CEX0									Pins P0.0 through P0.6 can be "skipped" by
CEX1									
CEX2									
ECI									
ТО									
T1									
Pin Skip	0	0	0	0	0	0	0	х	
Settings	S XBR0								

Figure 22.3. Priority Crossbar Decoder Potential Pin Assignments



# SFR Definition 22.2. XBR1: Port I/O Crossbar Register 1

Bit	7	6	5	4	3	2	1	0
Name	PCA0	VE[1:0]	CP0AE	CP0E	SYSCKE	SMB0E	URX0E	UTX0E
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xE2

Bit	Name	Function
7:6	PCA0ME[1:0]	PCA Module I/O Enable Bits. 00: All PCA I/O unavailable at Port pins. 01: CEX0 routed to Port pin. 10: CEX0, CEX1 routed to Port pins. 11: CEX0, CEX1, CEX2 routed to Port pins.
5	CP0AE	Comparator0 Asynchronous Output Enable. 0: Asynchronous CP0 unavailable at Port pin. 1: Asynchronous CP0 routed to Port pin.
4	CP0E	Comparator0 Output Enable. 0: CP0 unavailable at Port pin. 1: CP0 routed to Port pin.
3	SYSCKE	<b>/SYSCLK Output Enable.</b> 0: /SYSCLK unavailable at Port pin. 1: /SYSCLK output routed to Port pin.
2	SMB0E	<b>SMBus I/O Enable.</b> 0: SMBus I/O unavailable at Port pins. 1: SMBus I/O (SDA, SCL) routed to Port pins.
1	URX0E	UART RX Input Enable. 0: UART RX unavailable at Port pin. 1: UART RX0 routed to Port pin P0.5.
0	UTX0E	UART TX Output Enable. 0: UART TX0 unavailable at Port pin. 1: UART TX0 routed to Port pin P0.4.



#### 23.5.2. Read Sequence (Master)

During a read sequence, an SMBus master reads data from a slave device. The master in this transfer will be a transmitter during the address byte, and a receiver during all data bytes. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 1 (READ). Serial data is then received from the slave on SDA while the SMBus outputs the serial clock. The slave transmits one or more bytes of serial data.

The ACKRQ bit is set to 1 and an interrupt is generated after each received byte. Software must write the ACK bit at that time to ACK or NACK the received byte.

Writing a 1 to the ACK bit generates an ACK; writing a 0 generates a NACK. Software should write a 0 to the ACK bit for the last data transfer to transmit a NACK. The interface exits Master Receiver Mode after the STO bit is set and a STOP is generated. The interface will switch to Master Transmitter Mode if SMB0-DAT is written while an active Master Receiver. Figure 23.6 shows a typical master read sequence. Two received data bytes are shown, though any number of bytes may be received. Notice that the 'data byte transferred' interrupts occur **before** the ACK.



#### Figure 23.6. Typical Master Read Sequence



	Valu	es F	Rea	d			Val V	lues Vrit	sto e	itus iected
Mode	Status Vector	ACKRQ	ARBLOST	Current SMbus State		Typical Response Options	STA	STO	ACK	Next Sta Vector Exp
	1110	0	0	Х	A master START was gener- ated.	Load slave address + R/W into SMB0DAT.	0	0	Х	1100
		_	•	0	A master data or address byte	Set STA to restart transfer.	1	0	Х	1110
tter		0	0	0	was transmitted; NACK received.	Abort transfer.	0	1	Х	_
ansmi						Load next data byte into SMB0DAT.	0	0	Х	1100
. Tr	1100					End transfer with STOP.	0	1	Х	_
Aaster	Master	0	0	1	A master data or address byte was transmitted; ACK	End transfer with STOP and start another transfer.	1	1	Х	
~					received.	Send repeated START.	1	0	Х	1110
						Switch to Master Receiver Mode (clear SI without writing new data to SMB0DAT).	0	0	Х	1000
						Acknowledge received byte; Read SMB0DAT.	0	0	1	1000
						Send NACK to indicate last byte, and send STOP.	0	1	0	_
iver						Send NACK to indicate last byte, and send STOP followed by START.	1	1	0	1110
. Recei	1000	1	0	х	A master data byte was received: ACK requested.	Send ACK followed by repeated START.	1	0	1	1110
Master					· · · · · · · · · · · · · · · · · · ·	Send NACK to indicate last byte, and send repeated START.	1	0	0	1110
						Send ACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	1	1100
						Send NACK and switch to Mas- ter Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	0	1100

# Table 23.4. SMBus Status Decoding



#### 24.2. Operational Modes

UART0 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the S0MODE bit (SCON0.7). Typical UART connection options are shown in Figure 24.3.



Figure 24.3. UART Interconnect Diagram

#### 24.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX0 pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when software writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if MCE0 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF0 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 is set.



Figure 24.4. 8-Bit UART Timing Diagram



### SFR Definition 25.6. TH0: Timer 0 High Byte

Bit	7	6	5	4	3	2	1	0
Nam	Name TH0[7:0]							
Туре	9			R/	W			
Rese	et O	0	0	0	0 0		0	0
SFR A	Address = 0x8	С						
Bit	Name				Function			
7:0	TH0[7:0]	Timer 0 Hig	jh Byte.					
		The TH0 reg	gister is the h	high byte of	the 16-bit Tir	mer 0.		

### SFR Definition 25.7. TH1: Timer 1 High Byte

Bit	7	6	5	4	3	2	1	0
Name				TH1	[7:0]			
Туре				R/	W			
Reset	0	0	0	0	0	0	0	0
SFR Ad	dress = 0x8l	D						
D:4	Manaa				Europetica a			

Bit	Name	Function
7:0	TH1[7:0]	Timer 1 High Byte.
		The TH1 register is the high byte of the 16-bit Timer 1.



#### 26.3. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: edge-triggered capture, software timer, high-speed output, frequency output, 8-bit pulse width modulator, or 16-bit pulse width modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation. Table 26.2 summarizes the bit settings in the PCA0CPMn register used to select the PCA capture/compare module's operating mode. Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt.

#### **Operational Mode** PCA0CPMn Bit Number 6 7 5 4 3 2 1 0 Capture triggered by positive edge on CEXn Х 1 0 0 0 Х 0 A Х Capture triggered by negative edge on CEXn Х 0 1 0 0 0 A Х Capture triggered by any transition on CEXn Х 1 1 0 0 0 А Х В 0 0 0 A Software Timer 0 1 Х High Speed Output В 0 0 1 1 0 А Х Frequency Output В 0 0 0 1 1 A 8-Bit Pulse Width Modulator 0 С 1 А В 0 0 0 16-Bit Pulse Width Modulator 1 В 0 0 С 0 1 A Notes: **1.** X = Don't Care (no functional difference for individual module if 1 or 0). 2. A = Enable interrupts for this module (PCA interrupt triggered on CCFn set to 1).

### Table 26.2. PCA0CPM Bit Settings for PCA Capture/Compare Modules

3. B = When set to 0, the digital comparator is off. For high speed and frequency output modes, the associated pin will not toggle. In any of the PWM modes, this generates a 0% duty cycle (output = 0).

4. C = When set, a match event will cause the CCFn flag for the associated channel to be set.



#### 26.4. Watchdog Timer Mode

A programmable Watchdog Timer (WDT) function is available through the PCA Module 2. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH2) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software.

With the WDTE bit set in the PCA0MD register, Module 2 operates as a Watchdog Timer (WDT). The Module 2 high byte is compared to the PCA counter high byte; the Module 2 low byte holds the offset to be used when WDT updates are performed. The Watchdog Timer is enabled on reset. Writes to some PCA registers are restricted while the Watchdog Timer is enabled. The WDT will generate a reset shortly after code begins execution. To avoid this reset, the WDT should be explicitly disabled (and optionally re-configured and re-enabled if it is used in the system).

#### 26.4.1. Watchdog Timer Operation

While the WDT is enabled:

- PCA counter is forced on.
- Writes to PCA0L and PCA0H are not allowed.
- PCA clock source bits (CPS2–CPS0) are frozen.
- PCA Idle control bit (CIDL) is frozen.
- Module 2 is forced into software timer mode.
- Writes to the Module 2 mode register (PCA0CPM2) are disabled.

While the WDT is enabled, writes to the CR bit will not change the PCA counter state; the counter will run until the WDT is disabled. The PCA counter run control bit (CR) will read zero if the WDT is enabled but user software has not enabled the PCA counter. If a match occurs between PCA0CPH2 and PCA0H while the WDT is enabled, a reset will be generated. To prevent a WDT reset, the WDT may be updated with a write of any value to PCA0CPH2. Upon a PCA0CPH2 write, PCA0H plus the offset held in PCA0CPL2 is loaded into PCA0CPH2 (See Figure 26.10).



Figure 26.10. PCA Module 2 with Watchdog Timer Enabled



# SFR Definition 26.4. PCA0L: PCA Counter/Timer Low Byte

Bit	7	6	5	4	3	2	1	0
Name				PCA	D[7:0]			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xF9

Bit	Name	Function
7:0	PCA0[7:0]	PCA Counter/Timer Low Byte.
		The PCA0L register holds the low byte (LSB) of the 16-bit PCA Counter/Timer.
Note:	When the WE the PCA0L re	DTE bit is set to 1, the PCA0L register cannot be modified by software. To change the contents of gister, the Watchdog Timer must first be disabled.

### SFR Definition 26.5. PCA0H: PCA Counter/Timer High Byte

Bit	7	6	5	4	3	2	1	0
Name				PCA0	[15:8]			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xFA

Bit	Name	Function
7:0	PCA0[15:8]	PCA Counter/Timer High Byte.
		The PCA0H register holds the high byte (MSB) of the 16-bit PCA Counter/Timer. Reads of this register will read the contents of a "snapshot" register, whose contents are updated only when the contents of PCA0L are read (see Section 26.1).
Note:	When the WE the PCA0H re	DTE bit is set to 1, the PCA0H register cannot be modified by software. To change the contents of egister, the Watchdog Timer must first be disabled.

