

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

# Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

## Details

Details	
Product Status	Active
Core Processor	C166SV2
Core Size	16/32-Bit
Speed	66MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, SPI, SSC, UART/USART, USI
Peripherals	I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	118
Program Memory Size	832KB (832K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	50K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 24x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-144-4
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc2286m104f66labhxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# XC2287M, XC2286M, XC2285M XC2000 Family / Base Line

#### **General Device Information**

Table	Table 6         Pin Definitions and Functions (cont'd)					
Pin	Symbol	Ctrl.	Туре	Function		
52	P2.11	O0 / I	St/B	Bit 11 of Port 2, General Purpose Input/Output		
	U0C0_SELO 2	01	St/B	USIC0 Channel 0 Select/Control 2 Output		
	U0C1_SELO 2	O2	St/B	USIC0 Channel 1 Select/Control 2 Output		
	U3C1_DOUT	O3	St/B	USIC3 Channel 1 Shift Data Output		
	BHE/WRH	ОН	St/B	<b>External Bus Interf. High-Byte Control Output</b> Can operate either as Byte High Enable (BHE) or as Write strobe for High Byte (WRH).		
53	P11.5	O0 / I	St/B	Bit 5 of Port 11, General Purpose Input/Output		
	CCU61_CC6 0	01	St/B	CCU61 Channel 0 Output		
	CCU61_COU T63	O2	St/B	CCU61 Channel 3 Output		
	U3C1_SELO 1	O3	St/B	USIC3 Channel 1 Select/Control 1 Output		
	CCU61_CC6 0INB	I	St/B	CCU61 Channel 0 Input		
	U3C1_DX2B	I	St/B	USIC3 Channel 1 Shift Control Input		
55	P2.0	O0 / I	St/B	Bit 0 of Port 2, General Purpose Input/Output		
	TxDC5	O1	St/B	CAN Node 5 Transmit Data Output		
	CCU63_CC6 0	O2	St/B	CCU63 Channel 0 Output		
	AD13	OH / IH	St/B	External Bus Interface Address/Data Line 13		
	RxDC0C	I	St/B	CAN Node 0 Receive Data Input		
	CCU63_CC6 0INB	I	St/B	CCU63 Channel 0 Input		
	T5INB	I	St/B	GPT12E Timer T5 Count/Gate Input		



## **General Device Information**

Table	Table 6         Pin Definitions and Functions (cont'd)							
Pin	Symbol	Ctrl.	Туре	Function				
56	P2.1	O0 / I	St/B	Bit 1 of Port 2, General Purpose Input/Output				
	TxDC0	01	St/B	CAN Node 0 Transmit Data Output				
	CCU63_CC6 1	O2	St/B	CCU63 Channel 1 Output				
	AD14	OH / IH	St/B	External Bus Interface Address/Data Line 14				
	RxDC5C	I	St/B	CAN Node 5 Receive Data Input				
	CCU63_CC6 1INB	I	St/B	CCU63 Channel 1 Input				
	T5EUDB	I	St/B	GPT12E Timer T5 External Up/Down Control Input				
	ESR1_5	I	St/B	ESR1 Trigger Input 5				
57	P11.4	O0 / I	St/B	Bit 4 of Port 11, General Purpose Input/Output				
	CCU61_CC6 2	01	St/B	CCU61 Channel 2 Output				
	U3C1_DOUT	02	St/B	USIC3 Channel 1 Shift Data Output				
	RxDC5B	I	St/B	CAN Node 5 Receive Data Input				
	CCU61_CC6 2INB	I	St/B	CCU61 Channel 2 Input				
	U3C1_DX0B	I	St/B	USIC3 Channel 1 Shift Data Input				
58	P2.2	O0 / I	St/B	Bit 2 of Port 2, General Purpose Input/Output				
	TxDC1	01	St/B	CAN Node 1 Transmit Data Output				
	CCU63_CC6 2	O2	St/B	CCU63 Channel 2 Output				
	AD15	OH / IH	St/B	External Bus Interface Address/Data Line 15				
	CCU63_CC6 2INB	I	St/B	CCU63 Channel 2 Input				
	ESR2_5	I	St/B	ESR2 Trigger Input 5				
	1			1				



# XC2287M, XC2286M, XC2285M XC2000 Family / Base Line

## **General Device Information**

Table	Table 6         Pin Definitions and Functions (cont'd)								
Pin	Symbol	Ctrl.	Туре	Function					
63	P4.1	O0 / I	St/B	Bit 1 of Port 4, General Purpose Input/Output					
	U3C0_SELO 3	O1	St/B	USIC3 Channel Select/Control 3 Output					
	TxDC2	02	St/B	CAN Node 2 Transmit Data Output					
	CC2_CC25	O3 / I	St/B	CAPCOM2 CC25IO Capture Inp./ Compare Out.					
	CS1	OH	St/B	External Bus Interface Chip Select 1 Output					
	CCU62_CCP OS0B	1	St/B	CCU62 Position Input 0					
	T4EUDB	1	St/B	Input					
	ESR1_8	I	St/B	ESR1 Trigger Input 8					
64	P2.4	O0 / I	St/B	Bit 4 of Port 2, General Purpose Input/Output					
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output					
	TxDC0	02	St/B	CAN Node 0 Transmit Data Output					
	CC2_CC17	O3 / I	St/B	CAPCOM2 CC17IO Capture Inp./ Compare Out.					
	A17	ОН	St/B	External Bus Interface Address Line 17					
	ESR1_0	I	St/B	ESR1 Trigger Input 0					
	U0C0_DX0F	I	St/B	USIC0 Channel 0 Shift Data Input					
	RxDC1A	I	St/B	CAN Node 1 Receive Data Input					
65	P11.1	O0 / I	St/B	Bit 1 of Port 11, General Purpose Input/Output					
	CCU61_COU T61	O1	St/B	CCU61 Channel 1 Output					
	TxDC0	02	St/B	CAN Node 0 Transmit Data Output					
	U3C1_SELO 0	O3	St/B	USIC3 Channel 1 Select/Control 0 Output					
	CCU63_CCP OS1A	I	St/B	CCU63 Position Input 1					
	CCU61_CTR APD	I	St/B	CCU61 Emergency Trap Input					
	U3C1_DX2A	I	St/B	USIC3 Channel 1 Shift Control Input					



# XC2287M, XC2286M, XC2285M XC2000 Family / Base Line

## **General Device Information**

Table	Table 6         Pin Definitions and Functions (cont'd)						
Pin	Symbol	Ctrl.	Туре	Function			
69	P2.6	O0 / I	St/B	Bit 6 of Port 2, General Purpose Input/Output			
	U0C0_SELO 0	O1	St/B	USIC0 Channel 0 Select/Control 0 Output			
	U0C1_SELO 1	O2	St/B	USIC0 Channel 1 Select/Control 1 Output			
	CC2_CC19	O3 / I	St/B	CAPCOM2 CC19IO Capture Inp./ Compare Out.			
	A19	OH	St/B	External Bus Interface Address Line 19			
	U0C0_DX2D	I	St/B	USIC0 Channel 0 Shift Control Input			
	RxDC0D	I	St/B	CAN Node 0 Receive Data Input			
	ESR2_6	I	St/B	ESR2 Trigger Input 6			
70	P4.4	O0 / I	St/B	Bit 4 of Port 4, General Purpose Input/Output			
	U3C0_SELO 2	O1	St/B	USIC3 Channel 0 Select/Control 2 Output			
	CC2_CC28	O3 / I	St/B	CAPCOM2 CC28IO Capture Inp./ Compare Out.			
	CS4	OH	St/B	External Bus Interface Chip Select 4 Output			
	CLKIN2	I	St/B	Clock Signal Input 2			
	U3C0_DX2C	I	St/B	USIC3 Channel 0 Shift Control Input			
71	P4.3	O0 / I	St/B	Bit 3 of Port 4, General Purpose Input/Output			
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output			
	CC2_CC27	O3 / I	St/B	CAPCOM2 CC27IO Capture Inp./ Compare Out.			
	CS3	ОН	St/B	External Bus Interface Chip Select 3 Output			
	RxDC2A	I	St/B	CAN Node 2 Receive Data Input			
	T2EUDA	I	St/B	GPT12E Timer T2 External Up/Down Control Input			
	CCU62_CCP OS2B	I	St/B	CCU62 Position Input 2			



## **General Device Information**

# 2.2 Identification Registers

The identification registers describe the current version of the XC228xM and of its modules.

# Table 7 XC228xM Identification Registers

Short Name	Value	Address	Notes
SCU_IDMANUF	1820 <sub>H</sub>	00'F07E <sub>H</sub>	
SCU_IDCHIP	3801 <sub>H</sub>	00'F07C <sub>H</sub>	
SCU_IDMEM	30D0 <sub>H</sub>	00'F07A <sub>H</sub>	
SCU_IDPROG	1313 <sub>H</sub>	00'F078 <sub>H</sub>	
JTAG_ID	0017'E083 <sub>H</sub>		marking EES-AA, ES-AA or AA



# 3.1 Memory Subsystem and Organization

The memory space of the XC228xM is configured in the von Neumann architecture. In this architecture all internal and external resources, including code memory, data memory, registers and I/O ports, are organized in the same linear address space.

		P		
Address Area	Start Loc.	End Loc.	Area Size <sup>2)</sup>	Notes
IMB register space	FF'FF00 <sub>H</sub>	FF'FFFF <sub>H</sub>	256 Bytes	-
Reserved (Access trap)	F0'0000 <sub>H</sub>	FF'FEFF <sub>H</sub>	<1 Mbyte	Minus IMB registers
Reserved for EPSRAM	E8'8000 <sub>H</sub>	EF'FFFF <sub>H</sub>	480 Kbytes	Mirrors EPSRAM
Emulated PSRAM	E8'0000 <sub>H</sub>	E8'7FFF <sub>H</sub>	32 Kbytes	With Flash timing
Reserved for PSRAM	E0'8000 <sub>H</sub>	E7'FFFF <sub>H</sub>	480 Kbytes	Mirrors PSRAM
Program SRAM	E0'0000 <sub>H</sub>	E0'7FFF <sub>H</sub>	32 Kbytes	Maximum speed
Reserved for Flash	CD'0000 <sub>H</sub>	DF'FFFF <sub>H</sub>	<1.25 Mbytes	-
Program Flash 3	CC'0000 <sub>H</sub>	CC'FFFF <sub>H</sub>	64 Kbytes	-
Program Flash 2	C8'0000 <sub>H</sub>	CB'FFFF <sub>H</sub>	256 Kbytes	-
Program Flash 1	C4'0000 <sub>H</sub>	C7'FFFF <sub>H</sub>	256 Kbytes	-
Program Flash 0	C0'0000 <sub>H</sub>	C3'FFFF <sub>H</sub>	256 Kbytes	3)
External memory area	40'0000 <sub>H</sub>	BF'FFFF <sub>H</sub>	8 Mbytes	-
Available Ext. IO area <sup>4)</sup>	21'0000 <sub>H</sub>	3F'FFFF <sub>H</sub>	< 2 Mbytes	Minus USIC/CAN
Reserved	20'BC00 <sub>H</sub>	20'FFFF <sub>H</sub>	17 Kbytes	-
USIC alternate regs.	20'B000 <sub>H</sub>	20'BFFF <sub>H</sub>	4 Kbytes	Accessed via EBC
MultiCAN alternate regs.	20'8000 <sub>H</sub>	20'AFFF <sub>H</sub>	12 Kbytes	Accessed via EBC
Reserved	20'6000 <sub>H</sub>	20'7FFF <sub>H</sub>	8 Kbytes	-
USIC registers	20'4000 <sub>H</sub>	20'5FFF <sub>H</sub>	8 Kbytes	Accessed via EBC
MultiCAN registers	20'0000 <sub>H</sub>	20'3FFF <sub>H</sub>	16 Kbytes	Accessed via EBC
External memory area	01'0000 <sub>H</sub>	1F'FFFF <sub>H</sub>	< 2 Mbytes	Minus segment 0
SFR area	00'FE00 <sub>H</sub>	00'FFFF <sub>H</sub>	0.5 Kbyte	-
Dual-Port RAM	00'F600 <sub>H</sub>	00'FDFF <sub>H</sub>	2 Kbytes	-
Reserved for DPRAM	00'F200 <sub>H</sub>	00'F5FF <sub>H</sub>	1 Kbyte	-
ESFR area	00'F000 <sub>H</sub>	00'F1FF <sub>H</sub>	0.5 Kbyte	-
XSFR area	00'E000 <sub>H</sub>	00'EFFF <sub>H</sub>	4 Kbytes	-

# Table 8 XC228xM Memory Map <sup>1)</sup>



# 3.8 Capture/Compare Unit (CAPCOM2)

The CAPCOM2 unit supports generation and control of timing sequences on up to 16 channels with a maximum resolution of one system clock cycle (eight cycles in staggered mode). The CAPCOM2 unit is typically used to handle high-speed I/O tasks such as pulse and waveform generation, pulse width modulation (PWM), digital to analog (D/A) conversion, software timing, or time recording with respect to external events.

Two 16-bit timers (T7/T8) with reload registers provide two independent time bases for the capture/compare register array.

The input clock for the timers is programmable to several prescaled values of the internal system clock, or may be derived from an overflow/underflow of timer T6 in module GPT2. This provides a wide range or variation for the timer period and resolution and allows precise adjustments to the application-specific requirements. In addition, an external count input allows event scheduling for the capture/compare registers relative to external events.

The capture/compare register array contains 16 dual purpose capture/compare registers, each of which may be individually allocated to either CAPCOM timer and programmed for capture or compare function.

All registers have each one port pin associated with it which serves as an input pin for triggering the capture function, or as an output pin to indicate the occurrence of a compare event.

When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched ('captured') into the capture/compare register in response to an external event at the port pin which is associated with this register. In addition, a specific interrupt request for this capture/compare register is generated. Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event.


The contents of all registers which have been selected for one of the five compare modes are continuously compared with the contents of the allocated timers.

When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken based on the selected compare mode.

Compare Modes	Function
Mode 0	Interrupt-only compare mode; Several compare interrupts per timer period are possible
Mode 1	Pin toggles on each compare match; Several compare events per timer period are possible

Table 9 Compare Modes









The RTC module can be used for different purposes:

- System clock to determine the current time and date
- Cyclic time-based interrupt, to provide a system time tick independent of CPU frequency and other resources
- 48-bit timer for long-term measurements
- Alarm interrupt at a defined time



# 3.12 A/D Converters

For analog signal measurement, up to two 10-bit A/D converters (ADC0, ADC1) with 16 + 8 multiplexed input channels and a sample and hold circuit have been integrated on-chip. 4 inputs can be converted by both A/D converters. Conversions use the successive approximation method. The sample time (to charge the capacitors) and the conversion time are programmable so that they can be adjusted to the external circuit. The A/D converters can also operate in 8-bit conversion mode, further reducing the conversion time.

Several independent conversion result registers, selectable interrupt requests, and highly flexible conversion sequences provide a high degree of programmability to meet the application requirements. Both modules can be synchronized to allow parallel sampling of two input channels.

For applications that require more analog input channels, external analog multiplexers can be controlled automatically. For applications that require fewer analog input channels, the remaining channel inputs can be used as digital input port pins.

The A/D converters of the XC228xM support two types of request sources which can be triggered by several internal and external events.

- Parallel requests are activated at the same time and then executed in a predefined sequence.
- Queued requests are executed in a user-defined sequence.

In addition, the conversion of a specific channel can be inserted into a running sequence without disturbing that sequence. All requests are arbitrated according to the priority level assigned to them.

Data reduction features reduce the number of required CPU access operations allowing the precise evaluation of analog inputs (high conversion rate) even at a low CPU speed. Result data can be reduced by limit checking or accumulation of results.

The Peripheral Event Controller (PEC) can be used to control the A/D converters or to automatically store conversion results to a table in memory for later evaluation, without requiring the overhead of entering and exiting interrupt routines for each data transfer. Each A/D converter contains eight result registers which can be concatenated to build a result FIFO. Wait-for-read mode can be enabled for each result register to prevent the loss of conversion data.

In order to decouple analog inputs from digital noise and to avoid input trigger noise, those pins used for analog input can be disconnected from the digital input stages. This can be selected for each pin separately with the Port x Digital Input Disable registers.

The Auto-Power-Down feature of the A/D converters minimizes the power consumption when no conversion is in progress.

Broken wire detection for each channel and a multiplexer test mode provide information to verify the proper operation of the analog signal sources (e.g. a sensor system).



# 4.1.2 Operating Conditions

The following operating conditions must not be exceeded to ensure correct operation of the XC228xM. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Note: Typical parameter values refer to room temperature and nominal supply voltage, minimum/maximum parameter values also include conditions of minimum/maximum temperature and minimum/maximum supply voltage. Additional details are described where applicable.

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Voltage Regulator Buffer Capacitance for DMP_M	$C_{\rm EVRM} \ { m SR}$	1.0	-	4.7	μF	1)
Voltage Regulator Buffer Capacitance for DMP_1	$C_{\rm EVR1}$ SR	0.47	-	2.2	μF	1)2)
External Load Capacitance	$C_{L} \operatorname{SR}$	-	20 <sup>3)</sup>	-	pF	pin out driver= default
System frequency	$f_{\rm SYS}{\rm SR}$	-	-	100	MHz	5)
Overload current for analog inputs <sup>6)</sup>	I <sub>OVA</sub> SR	-2	-	5	mA	not subject to production test
Overload current for digital inputs <sup>6)</sup>	I <sub>OVD</sub> SR	-5	-	5	mA	not subject to production test
Overload current coupling factor for analog inputs <sup>7)</sup>	K <sub>OVA</sub> CC	-	2.5 x 10 <sup>-4</sup>	1.5 x 10 <sup>-3</sup>	-	<i>I</i> <sub>OV</sub> < 0 mA; not subject to production test
		_	1.0 x 10 <sup>-6</sup>	1.0 x 10 <sup>-4</sup>	-	<i>I</i> <sub>OV</sub> > 0 mA; not subject to production test
Overload current coupling factor for digital I/O pins	K <sub>OVD</sub> CC	_	1.0 x 10 <sup>-2</sup>	3.0 x 10 <sup>-2</sup>		<i>I</i> <sub>OV</sub> < 0 mA; not subject to production test
		-	1.0 x 10 <sup>-4</sup>	5.0 x 10 <sup>-3</sup>		I <sub>OV</sub> > 0 mA; not subject to production test

## Table 13 Operating Conditions



Parameter	Symbol	Values		Unit	Note /	
		Min.	Тур.	Max.		Test Condition
Output Low Voltage <sup>8)</sup>	$V_{\rm OL}{\rm CC}$	-	-	1.0	V	$I_{\rm OL} \leq I_{\rm OLmax}$
		-	-	0.4	V	$I_{\rm OL} \leq I_{\rm OLnom}^{10)}$

#### Table 15 DC Characteristics for Lower Voltage Range (cont'd)

1) Because each double bond pin is connected to two pads (standard pad and high-speed pad), it has twice the normal value. For a list of affected pins refer to the pin definitions table in chapter 2.

- Not subject to production test verified by design/characterization. Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It cannot suppress switching due to external system noise under all conditions.
- 3) If the input voltage exceeds the respective supply voltage due to ground bouncing ( $V_{\rm IN} < V_{\rm SS}$ ) or supply ripple ( $V_{\rm IN} > V_{\rm DDP}$ ), a certain amount of current may flow through the protection diodes. This current adds to the leakage current. An additional error current ( $I_{\rm INJ}$ ) will flow if an overload current flows through an adjacent pin. Please refer to the definition of the overload coupling factor  $K_{\rm CV}$ .
- 4) The given values are worst-case values. In production test, this leakage current is only tested at 125 °C; other values are ensured by correlation. For derating, please refer to the following descriptions: Leakage derating depending on temperature (*T*<sub>J</sub> = junction temperature [°C]): *I*<sub>OZ</sub> = 0.05 x e<sup>(1.5 + 0.028 x TJ-)</sup> [µA]. For example, at a temperature of 95 °C the resulting leakage current is 3.2 µA. Leakage derating depending on voltage level (DV = *V*<sub>DDP</sub> *V*<sub>PIN</sub> [V]): *I*<sub>OZ</sub> = *I*<sub>OZtempmax</sub> (1.6 x DV) (µA]. This voltage derating formula is an approximation which applies for maximum temperature.
- Drive the indicated minimum current through this pin to change the default pin level driven by the enabled pull device: V<sub>PIN</sub> <= V<sub>IL</sub> for a pullup; V<sub>PIN</sub> >= V<sub>IH</sub> for a pulldown.
- 6) These values apply to the fixed pull-devices in dedicated pins and to the user-selectable pull-devices in general purpose IO pins.
- 7) Limit the current through this pin to the indicated value so that the enabled pull device can keep the default pin level: V<sub>PIN</sub> >= V<sub>IH</sub> for a pullup; V<sub>PIN</sub> <= V<sub>IL</sub> for a pulldown.
- 8) The maximum deliverable output current of a port driver depends on the selected output driver mode. This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage is determined by the external circuit.
- 9) As a rule, with decreasing output current the output levels approach the respective supply level (VOL->VSS, VOH->VDDP). However, only the levels for nominal output currents are verified.
- 10) As a rule, with decreasing output current the output levels approach the respective supply level ( $V_{OL}$ -> $V_{SS}$ ,  $V_{OH}$ -> $V_{DDP}$ ). However, only the levels for nominal output currents are verified.



## 4.5 Flash Memory Parameters

The XC228xM is delivered with all Flash sectors erased and with no protection installed. The data retention time of the XC228xM's Flash memory (i.e. the time after which stored data can still be retrieved) depends on the number of times the Flash memory has been erased and programmed.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Note: Operating Conditions apply.

Parameter	Symbol		Values	6	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Parallel Flash module program/erase limit	$N_{\rm PP}{ m SR}$	-	-	4 <sup>1)</sup>		$N_{\text{FL}_{\text{RD}}} \le 1,$ $f_{\text{SYS}} \le 80 \text{ MHz}$
depending on Flash read activity		-	-	1 <sup>2)</sup>		$N_{\rm FL_RD}$ > 1
Flash erase endurance for security pages	$N_{\rm SEC}{ m SR}$	10	-	-	cycle s	$t_{RET} \ge 20$ years
Flash wait states3)	N <sub>WSFLAS</sub> <sub>H</sub> SR	1	-	-		$f_{SYS} \le 8 \text{ MHz}$
		2	-	-		$f_{SYS} \le 13 \text{ MHz}$
		3	-	-		$f_{\rm SYS} \le 17 \ \rm MHz$
		4	-	-		$f_{\rm SYS}$ > 17 MHz
Erase time per sector/page	t <sub>ER</sub> CC	-	7 <sup>4)</sup>	8.0	ms	
Programming time per page	t <sub>PR</sub> CC	-	34)	3.5	ms	
Data retention time	t <sub>RET</sub> CC	20	-	-	year s	$N_{\rm Er} \le 1\ 000$ cycles
Drain disturb limit	$N_{\rm DD}{ m SR}$	32	-	-	cycle s	

#### Table 23 Flash Parameters



## Table 30 EBC External Bus Timing for Upper Voltage Range

Parameter	Symbol		Values	5	Unit	Note / Test Condition
		Min.	Тур.	Max.		
$\frac{\text{Output valid delay for } \overline{\text{RD}},}{\text{WR}(L/H)}$	<i>t</i> <sub>10</sub> CC	-	7	13	ns	
Output valid delay for BHE, ALE	<i>t</i> <sub>11</sub> CC	-	7	14	ns	
Address output valid delay for A23 A0	<i>t</i> <sub>12</sub> CC	-	8	14	ns	
Address output valid delay for AD15 AD0 (MUX mode)	<i>t</i> <sub>13</sub> CC	_	8	15	ns	
Output valid delay for $\overline{CS}$	<i>t</i> <sub>14</sub> CC	-	7	13	ns	
Data output valid delay for AD15 AD0 (write data, MUX mode)	<i>t</i> <sub>15</sub> CC	_	8	15	ns	
Data output valid delay for D15 D0 (write data, DEMUX mode)	<i>t</i> <sub>16</sub> CC	_	8	15	ns	
Output hold time for $\overline{RD}$ , WR(L/H)	<i>t</i> <sub>20</sub> CC	-2	6	8	ns	
Output hold time for $\overline{BHE}$ , ALE	<i>t</i> <sub>21</sub> CC	-2	6	10	ns	
Address output hold time for AD15 AD0	<i>t</i> <sub>23</sub> CC	-3	6	8	ns	
Output hold time for $\overline{CS}$	t <sub>24</sub> CC	-3	6	11	ns	
Data output hold time for D15 D0 and AD15 AD0	<i>t</i> <sub>25</sub> CC	-3	6	8	ns	
Input setup time for READY, D15 D0, AD15 AD0	<i>t</i> <sub>30</sub> SR	25	15	-	ns	
Input hold time READY, D15 D0, AD15 AD0 <sup>1)</sup>	<i>t</i> <sub>31</sub> SR	0	-7	-	ns	

 Read data are latched with the same internal clock edge that triggers the address change and the rising edge of RD. Address changes before the end of RD have no impact on (demultiplexed) read cycles. Read data can change after the rising edge of RD.



## Table 31 EBC External Bus Timing for Lower Voltage Range

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
$\frac{\text{Output valid delay for } \overline{\text{RD}},}{\text{WR}(L/H)}$	<i>t</i> <sub>10</sub> CC	-	11	20	ns	
Output valid delay for BHE, ALE	<i>t</i> <sub>11</sub> CC	-	10	21	ns	
Address output valid delay for A23 A0	<i>t</i> <sub>12</sub> CC	_	11	22	ns	
Address output valid delay for AD15 AD0 (MUX mode)	t <sub>13</sub> CC	_	10	22	ns	
Output valid delay for $\overline{CS}$	<i>t</i> <sub>14</sub> CC	-	10	13	ns	
Data output valid delay for AD15 AD0 (write data, MUX mode)	<i>t</i> <sub>15</sub> CC	-	10	22	ns	
Data output valid delay for D15 D0 (write data, DEMUX mode)	t <sub>16</sub> CC	_	10	22	ns	
Output hold time for $\overline{RD}$ , WR(L/H)	<i>t</i> <sub>20</sub> CC	-2	8	10	ns	
Output hold time for $\overline{BHE}$ , ALE	<i>t</i> <sub>21</sub> CC	-2	8	10	ns	
Address output hold time for AD15 AD0	<i>t</i> <sub>23</sub> CC	-3	8	10	ns	
Output hold time for $\overline{CS}$	t <sub>24</sub> CC	-3	8	11	ns	
Data output hold time for D15 D0 and AD15 AD0	<i>t</i> <sub>25</sub> CC	-3	8	10	ns	
Input setup time for READY, D15 D0, AD15 AD0	<i>t</i> <sub>30</sub> SR	29	17	-	ns	
Input hold time READY, D15 D0, AD15 AD0 <sup>1)</sup>	<i>t</i> <sub>31</sub> SR	0	-9	-	ns	

 Read data are latched with the same internal clock edge that triggers the address change and the rising edge of RD. Address changes before the end of RD have no impact on (demultiplexed) read cycles. Read data can change after the rising edge of RD.



# XC2287M, XC2286M, XC2285M XC2000 Family / Base Line

## **Electrical Parameters**




Figure 23 Multiplexed Bus Cycle



# 4.6.6 Synchronous Serial Interface Timing

The following parameters are applicable for a USIC channel operated in SSC mode.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Note: Operating Conditions apply;  $C_L = 20 \text{ pF}$ .

#### Unit Parameter Symbol Values Note / Test Condition Min. Typ. Max. Slave select output SELO t₁ CC ns t<sub>SYS</sub> - 8 <sup>1)</sup> active to first SCLKOUT transmit edge $t_2 CC$ Slave select output SELO t<sub>SYS</sub> - 6<sup>1)</sup> \_ \_ ns inactive after last SCLKOUT receive edge Data output DOUT valid $t_3$ CC -6 \_ 9 ns time Receive data input setup $t_4$ SR 31 \_ \_ ns time to SCLKOUT receive edge $t_5 \, SR$ Data input DX0 hold time -4 ns \_ \_ from SCLKOUT receive edge

## Table 34 USIC SSC Master Mode Timing for Upper Voltage Range

1)  $t_{SYS} = 1 / f_{SYS}$ 

## Table 35 USIC SSC Master Mode Timing for Lower Voltage Range

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.	1	Test Condition
Slave select output SELO active to first SCLKOUT transmit edge	t <sub>1</sub> CC	<i>t</i> <sub>SYS</sub> - 10 <sup>1)</sup>	-	-	ns	
Slave select output SELO inactive after last SCLKOUT receive edge	t <sub>2</sub> CC	<i>t</i> <sub>SYS</sub> - 9 <sup>1)</sup>	-	-	ns	
Data output DOUT valid time	t <sub>3</sub> CC	-7	_	11	ns	



## XC2287M, XC2286M, XC2285M XC2000 Family / Base Line

## **Electrical Parameters**





Figure 28 USIC - SSC Master/Slave Mode Timing


Note: This timing diagram shows a standard configuration where the slave select signal is low-active and the serial clock signal is not shifted and not inverted.




# XC2287M, XC2286M, XC2285M XC2000 Family / Base Line

### **Electrical Parameters**









www.infineon.com

Published by Infineon Technologies AG