# E. Attice Semiconductor Corporation - <u>LFE3-150EA-6LFN672C Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	18625
Number of Logic Elements/Cells	149000
Total RAM Bits	7014400
Number of I/O	380
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BBGA
Supplier Device Package	672-FPBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe3-150ea-6lfn672c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Secondary Clock/Control Sources

LatticeECP3 devices derive eight secondary clock sources (SC0 through SC7) from six dedicated clock input pads and the rest from routing. Figure 2-14 shows the secondary clock sources. All eight secondary clock sources are defined as inputs to a per-region mux SC0-SC7. SC0-SC3 are primary for control signals (CE and/or LSR), and SC4-SC7 are for the clock.

In an actual implementation, there is some overlap to maximize routability. In addition to SC0-SC3, SC7 is also an input to the control signals (LSR or CE). SC0-SC2 are also inputs to clocks along with SC4-SC7.





Note: Clock inputs can be configured in differential or single-ended mode.

# Secondary Clock/Control Routing

Global secondary clock is a secondary clock that is distributed to all regions. The purpose of the secondary clock routing is to distribute the secondary clock sources to the secondary clock regions. Secondary clocks in the LatticeECP3 devices are region-based resources. Certain EBR rows and special vertical routing channels bind the secondary clock regions. This special vertical routing channel aligns with either the left edge of the center DSP slice in the DSP row or the center of the DSP row. Figure 2-15 shows this special vertical routing channel and the 20 secondary clock regions for the LatticeECP3 family of devices. All devices in the LatticeECP3 family have eight secondary clock resources per region (SC0 to SC7). The same secondary clock routing can be used for control signals.



## Figure 2-16. Per Region Secondary Clock Selection



## **Slice Clock Selection**

Figure 2-17 shows the clock selections and Figure 2-18 shows the control selections for Slice0 through Slice2. All the primary clocks and seven secondary clocks are routed to this clock selection mux. Other signals can be used as a clock input to the slices via routing. Slice controls are generated from the secondary clocks/controls or other signals connected via routing.

If none of the signals are selected for both clock and control then the default value of the mux output is 1. Slice 3 does not have any registers; therefore it does not have the clock or control muxes.

#### Figure 2-17. Slice0 through Slice2 Clock Selection



Figure 2-18. Slice0 through Slice2 Control Selection





## Single, Dual and Pseudo-Dual Port Modes

In all the sysMEM RAM modes the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

EBR memory supports the following forms of write behavior for single port or dual port operation:

- 1. **Normal** Data on the output appears only during a read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. Write Through A copy of the input data appears at the output of the same port during a write cycle. This mode is supported for all data widths.
- 3. **Read-Before-Write (EA devices only)** When new data is written, the old content of the address appears at the output. This mode is supported for x9, x18, and x36 data widths.

## Memory Core Reset

The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously or synchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B, respectively. The Global Reset (GSRN) signal can reset both ports. The output data latches and associated resets for both ports are as shown in Figure 2-22.

#### Figure 2-22. Memory Core Reset



For further information on the sysMEM EBR block, please see the list of technical documentation at the end of this data sheet.

# sysDSP<sup>™</sup> Slice

The LatticeECP3 family provides an enhanced sysDSP architecture, making it ideally suited for low-cost, high-performance Digital Signal Processing (DSP) applications. Typical functions used in these applications are Finite Impulse Response (FIR) filters, Fast Fourier Transforms (FFT) functions, Correlators, Reed-Solomon/Turbo/Convolution encoders and decoders. These complex signal processing functions use similar building blocks such as multiply-adders and multiply-accumulators.

## sysDSP Slice Approach Compared to General DSP

Conventional general-purpose DSP chips typically contain one to four (Multiply and Accumulate) MAC units with fixed data-width multipliers; this leads to limited parallelism and limited throughput. Their throughput is increased by higher clock speeds. The LatticeECP3, on the other hand, has many DSP slices that support different data widths.



For further information, please refer to TN1182, LatticeECP3 sysDSP Usage Guide.

# **MULT DSP Element**

This multiplier element implements a multiply with no addition or accumulator nodes. The two operands, AA and AB, are multiplied and the result is available at the output. The user can enable the input/output and pipeline registers. Figure 2-26 shows the MULT sysDSP element.

### Figure 2-26. MULT sysDSP Element



To FPGA Core



## MULTADDSUBSUM DSP Element

In this case, the operands AA and AB are multiplied and the result is added/subtracted with the result of the multiplier operation of operands BA and BB of Slice 0. Additionally, the operands AA and AB are multiplied and the result is added/subtracted with the result of the multiplier operation of operands BA and BB of Slice 1. The results of both addition/subtractions are added by the second ALU following the slice cascade path. The user can enable the input, output and pipeline registers. Figure 2-30 and Figure 2-31 show the MULTADDSUBSUM sysDSP element.

## Figure 2-30. MULTADDSUBSUM Slice 0





# ALU Flags

The sysDSP slice provides a number of flags from the ALU including:

- Equal to zero (EQZ)
- Equal to zero with mask (EQZM)
- Equal to one with mask (EQOM)
- Equal to pattern with mask (EQPAT)
- Equal to bit inverted pattern with mask (EQPATB)
- Accumulator Overflow (OVER)
- Accumulator Underflow (UNDER)
- Either over or under flow supporting LatticeECP2 legacy designs (OVERUNDER)

## **Clock, Clock Enable and Reset Resources**

Global Clock, Clock Enable and Reset signals from routing are available to every sysDSP slice. From four clock sources (CLK0, CLK1, CLK2, and CLK3) one clock is selected for each input register, pipeline register and output register. Similarly Clock Enable (CE) and Reset (RST) are selected at each input register, pipeline register and output register.

# **Resources Available in the LatticeECP3 Family**

Table 2-9 shows the maximum number of multipliers for each member of the LatticeECP3 family. Table 2-10 shows the maximum available EBR RAM Blocks in each LatticeECP3 device. EBR blocks, together with Distributed RAM can be used to store variables locally for fast DSP operations.

Device	DSP Slices	9x9 Multiplier	18x18 Multiplier	36x36 Multiplier
ECP3-17	12	48	24	6
ECP3-35	32	128	64	16
ECP3-70	64	256	128	32
ECP3-95	64	256	128	32
ECP3-150	160	640	320	80

Table 2-9. Maximum Number of DSP Slices in the LatticeECP3 Family

Table 2-10. Embedded SRAM in the LatticeECP3 Family

Device	EBR SRAM Block	Total EBR SRAM (Kbits)
ECP3-17	38	700
ECP3-35	72	1327
ECP3-70	240	4420
ECP3-95	240	4420
ECP3-150	372	6850



# sysl/O Recommended Operating Conditions

		V <sub>CCIO</sub>		V <sub>REF</sub> (V)		
Standard	Min.	Тур.	Max.	Min.	Тур.	Max.
LVCMOS33 <sup>2</sup>	3.135	3.3	3.465	—	—	—
LVCMOS33D	3.135	3.3	3.465	—	—	—
LVCMOS25 <sup>2</sup>	2.375	2.5	2.625	—	—	—
LVCMOS18	1.71	1.8	1.89	—	—	—
LVCMOS15	1.425	1.5	1.575	—	—	—
LVCMOS12 <sup>2</sup>	1.14	1.2	1.26	—	—	—
LVTTL33 <sup>2</sup>	3.135	3.3	3.465	—	—	—
PCI33	3.135	3.3	3.465	—	—	—
SSTL15 <sup>3</sup>	1.43	1.5	1.57	0.68	0.75	0.9
SSTL18_I, II <sup>2</sup>	1.71	1.8	1.89	0.833	0.9	0.969
SSTL25_I, II <sup>2</sup>	2.375	2.5	2.625	1.15	1.25	1.35
SSTL33_I, II <sup>2</sup>	3.135	3.3	3.465	1.3	1.5	1.7
HSTL15_l <sup>2</sup>	1.425	1.5	1.575	0.68	0.75	0.9
HSTL18_I, II <sup>2</sup>	1.71	1.8	1.89	0.816	0.9	1.08
LVDS25 <sup>2</sup>	2.375	2.5	2.625	—	—	—
LVDS25E	2.375	2.5	2.625	—	—	—
MLVDS <sup>1</sup>	2.375	2.5	2.625	—	—	—
LVPECL33 <sup>1, 2</sup>	3.135	3.3	3.465	—	—	—
Mini LVDS	2.375	2.5	2.625	—	—	—
BLVDS25 <sup>1, 2</sup>	2.375	2.5	2.625		—	—
RSDS <sup>2</sup>	2.375	2.5	2.625	—	—	—
RSDSE <sup>1, 2</sup>	2.375	2.5	2.625	—	—	—
TRLVDS	3.14	3.3	3.47	—	—	—
PPLVDS	3.14/2.25	3.3/2.5	3.47/2.75	—	—	—
SSTL15D <sup>3</sup>	1.43	1.5	1.57		—	—
SSTL18D_I <sup>2, 3</sup> , II <sup>2, 3</sup>	1.71	1.8	1.89		—	—
SSTL25D_ I <sup>2</sup> , II <sup>2</sup>	2.375	2.5	2.625	—	—	—
SSTL33D_ I <sup>2</sup> , II <sup>2</sup>	3.135	3.3	3.465	—	—	—
HSTL15D_ I <sup>2</sup>	1.425	1.5	1.575	_	—	—
HSTL18D_ I <sup>2</sup> , II <sup>2</sup>	1.71	1.8	1.89	—	—	—

1. Inputs on chip. Outputs are implemented with the addition of external resistors.

2. For input voltage compatibility, see TN1177, LatticeECP3 sysIO Usage Guide.

3. VREF is required when using Differential SSTL to interface to DDR memory.



# LatticeECP3 External Switching Characteristics (Continued)<sup>1, 2, 3, 13</sup>

		-8		-7		-6			
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
Generic DDRX2 In	puts with Clock and Data (>10bits	s wide) are Aligned at I	Pin (GDD	RX2_RX	.ECLK.A	ligned)	1		
(No CLKDIV)									
Left and Right Side	es Using DLLCLKPIN for Clock Ir			0.005	1	0.005	1	0.005	
<sup>t</sup> DVACLKGDDR	Data Setup Before CLK	ECP3-150EA		0.225		0.225		0.225	
	Data Hold After CLK	ECP3-150EA	0.775	-	0.775		0.775		
<sup>T</sup> MAX_GDDR	DDRX2 Clock Frequency	ECP3-150EA	_	460	_	385	_	345	MHZ
<sup>t</sup> DVACLKGDDR	Data Setup Before CLK	ECP3-70EA/95EA		0.225		0.225		0.225	UI
<sup>t</sup> DVECLKGDDR	Data Hold After CLK	ECP3-70EA/95EA	0.775	—	0.775		0.775	—	UI
fMAX_GDDR	DDRX2 Clock Frequency	ECP3-70EA/95EA		460		385		311	MHZ
t <sub>DVACLKGDDR</sub>	Data Setup Before CLK	ECP3-35EA	_	0.210	—	0.210	—	0.210	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	ECP3-35EA	0.790		0.790	—	0.790	_	UI
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	ECP3-35EA	_	460	_	385	_	311	MHz
t <sub>DVACLKGDDR</sub>	Data Setup Before CLK (Left and Right Sides)	ECP3-17EA	_	0.210	_	0.210		0.210	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	ECP3-17EA	0.790	—	0.790	—	0.790	—	UI
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	ECP3-17EA		460		385		311	MHz
Top Side Using PC	LK Pin for Clock Input								
t <sub>DVACLKGDDR</sub>	Data Setup Before CLK	ECP3-150EA		0.225		0.225		0.225	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	ECP3-150EA	0.775	—	0.775	—	0.775	_	UI
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	ECP3-150EA	_	235	—	170		130	MHz
t <sub>DVACLKGDDR</sub>	Data Setup Before CLK	ECP3-70EA/95EA	_	0.225	_	0.225	_	0.225	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	ECP3-70EA/95EA	0.775	—	0.775	—	0.775	_	UI
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	ECP3-70EA/95EA	_	235		170	—	130	MHz
t <sub>DVACLKGDDR</sub>	Data Setup Before CLK	ECP3-35EA	_	0.210		0.210		0.210	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	ECP3-35EA	0.790	—	0.790	—	0.790	—	UI
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	ECP3-35EA		235		170		130	MHz
t <sub>DVACLKGDDR</sub>	Data Setup Before CLK	ECP3-17EA		0.210		0.210		0.210	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	ECP3-17EA	0.790	—	0.790		0.790		UI
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	ECP3-17EA	_	235		170		130	MHz
Generic DDRX2 In Input	puts with Clock and Data (<10 Bit	ts Wide) Centered at P	in (GDDF	RX2_RX.I	DQS.Cen	tered) U	sing DQ	S Pin for	Clock
Left and Right Side	es								
t <sub>SUGDDR</sub>	Data Setup Before CLK	All ECP3EA Devices	330	_	330		352		ps
t <sub>HOGDDR</sub>	Data Hold After CLK	All ECP3EA Devices	330	—	330	—	352	_	ps
f <sub>MAX GDDR</sub>	DDRX2 Clock Frequency	All ECP3EA Devices	_	400	_	400	_	375	MHz
Generic DDRX2 In	puts with Clock and Data (<10 Bit	ts Wide) Aligned at Pin	(GDDR)	(2_RX.D0	QS.Align	ed) Using	g DQS Pi	n for Clo	ck Input
Left and Right Side	es								
t <sub>DVACLKGDDR</sub>	Data Setup Before CLK	All ECP3EA Devices	—	0.225	_	0.225	—	0.225	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	All ECP3EA Devices	0.775	—	0.775	_	0.775	_	UI
f <sub>MAX GDDR</sub>	DDRX2 Clock Frequency	All ECP3EA Devices	_	400	_	400	—	375	MHz
Generic DDRX1 O	utput with Clock and Data (>10 B	its Wide) Centered at P	in (GDD	RX1_TX.	SCLK.Ce	ntered)10	)		
t <sub>DVBGDDR</sub>	Data Valid Before CLK	ECP3-150EA	670	—	670		670		ps
t <sub>DVAGDDR</sub>	Data Valid After CLK	ECP3-150EA	670	<b>—</b>	670	<b>—</b>	670	—	ps
f <sub>MAX</sub> GDDR	DDRX1 Clock Frequency	ECP3-150EA	—	250	—	250	—	250	MHz
	Data Valid Before CLK	ECP3-70EA/95EA	666	—	665		664	—	ps
	Data Valid After CLK	ECP3-70EA/95EA	666		665		664		ps
BIAGDDIT	1	1		I		l			· ·

# Over Recommended Commercial Operating Conditions



# **Timing Diagrams**





Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.

Figure 3-10. Read/Write Mode with Input and Output Registers





# Figure 3-18. XAUI Sinusoidal Jitter Tolerance Mask



Note: The sinusoidal jitter tolerance is measured with at least 0.37 UIpp of Deterministic jitter (Dj) and the sum of Dj and Rj (random jitter) is at least 0.55 UIpp. Therefore, the sum of Dj, Rj and Sj (sinusoidal jitter) is at least 0.65 UIpp (Dj = 0.37, Rj = 0.18, Sj = 0.1).



# Gigabit Ethernet/Serial Rapid I/O Type 1/SGMII/CPRI LV E.12 Electrical and Timing Characteristics

# AC and DC Characteristics

#### Table 3-17. Transmit

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Units
T <sub>RF</sub>	Differential rise/fall time	20%-80%	—	80		ps
Z <sub>TX_DIFF_DC</sub>	Differential impedance		80	100	120	Ohms
J <sub>TX_DDJ</sub> <sup>3, 4, 5</sup>	Output data deterministic jitter		_	—	0.10	UI
J <sub>TX_TJ</sub> <sup>2, 3, 4, 5</sup>	Total output data jitter			_	0.24	UI

1. Rise and fall times measured with board trace, connector and approximately 2.5 pf load.

2. Total jitter includes both deterministic jitter and random jitter. The random jitter is the total jitter minus the actual deterministic jitter.

3. Jitter values are measured with each CML output AC coupled into a 50-Ohm impedance (100-Ohm differential impedance).

4. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.

5. Values are measured at 1.25 Gbps.

#### Table 3-18. Receive and Jitter Tolerance

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Units
RL <sub>RX_DIFF</sub>	Differential return loss	From 100 MHz to 1.25 GHz	10			dB
RL <sub>RX_CM</sub>	Common mode return loss	From 100 MHz to 1.25 GHz	6			dB
Z <sub>RX_DIFF</sub>	Differential termination resistance		80	100	120	Ohms
J <sub>RX_DJ</sub> <sup>1, 2, 3, 4, 5</sup>	Deterministic jitter tolerance (peak-to-peak)		_	_	0.34	UI
J <sub>RX_RJ</sub> <sup>1, 2, 3, 4, 5</sup>	Random jitter tolerance (peak-to-peak)		-		0.26	UI
J <sub>RX_SJ</sub> <sup>1, 2, 3, 4, 5</sup>	Sinusoidal jitter tolerance (peak-to-peak)		-		0.11	UI
J <sub>RX_TJ</sub> <sup>1, 2, 3, 4, 5</sup>	Total jitter tolerance (peak-to-peak)		_	_	0.71	UI
T <sub>RX_EYE</sub>	Receiver eye opening		0.29	_	_	UI

1. Total jitter includes deterministic jitter, random jitter and sinusoidal jitter. The sinusoidal jitter tolerance mask is shown in Figure 3-18.

2. Jitter values are measured with each high-speed input AC coupled into a 50-Ohm impedance.

3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.

4. Jitter tolerance, Differential Input Sensitivity and Receiver Eye Opening parameters are characterized when Full Rx Equalization is enabled.

5. Values are measured at 1.25 Gbps.



## Figure 3-19. Test Loads

Test Loads









## Figure 3-26. Configuration from PROGRAMN Timing



1. The CFG pins are normally static (hard wired)

## Figure 3-27. Wake-Up Timing





## Figure 3-30. SPI Configuration Waveforms



Figure 3-31. Slave SPI HOLDN Waveforms





# Point-to-Point LVDS (PPLVDS)

#### Over Recommended Operating Conditions

Description	Min.	Тур.	Max.	Units
Output driver supply $(1/-5\%)$	3.14	3.3	3.47	V
	2.25	2.5	2.75	V
Input differential voltage	100	—	400	mV
Input common mode voltage	0.2	—	2.3	V
Output differential voltage	130	—	400	mV
Output common mode voltage	0.5	0.8	1.4	V

## RSDS

### **Over Recommended Operating Conditions**

Parameter Symbol	Description	Min.	Тур.	Max.	Units
V <sub>OD</sub>	Output voltage, differential, R <sub>T</sub> = 100 Ohms	100	200	600	mV
V <sub>OS</sub>	Output voltage, common mode	0.5	1.2	1.5	V
I <sub>RSDS</sub>	Differential driver output current	1	2	6	mA
V <sub>THD</sub>	Input voltage differential	100	—	-	mV
V <sub>CM</sub>	Input common mode voltage	0.3	—	1.5	V
T <sub>R</sub> , T <sub>F</sub>	Output rise and fall times, 20% to 80%	—	500		ps
T <sub>ODUTY</sub>	Output clock duty cycle	35	50	65	%

Note: Data is for 2 mA drive. Other differential driver current options are available.



# Pin Information Summary (Cont.)

Pin Information Summary			ECP3-95EA		ECP3-150EA		
Pin Type		484 fpBGA	672 fpBGA	1156 fpBGA	672 fpBGA	1156 fpBGA	
	Bank 0	21	30	43	30	47	
	Bank 1	18	24	39	24	43	
Emulated	Bank 2	8	12	13	12	18	
Differential I/O	Bank 3	20	23	33	23	37	
per Bank	Bank 6	22	25	33	25	37	
	Bank 7	11	16	18	16	24	
	Bank 8	12	12	12	12	12	
	Bank 0	0	0	0	0	0	
	Bank 1	0	0	0	0	0	
Highspeed	Bank 2	6	9	9	9	15	
Differential I/O	Bank 3	9	12	16	12	21	
per Bank	Bank 6	11	14	16	14	21	
	Bank 7	9	12	13	12	18	
	Bank 8	0	0	0	0	0	
	Bank 0	42/21	60/30	86/43	60/30	94/47	
	Bank 1	36/18	48/24	78/39	48/24	86/43	
Total Single Ended/	Bank 2	28/14	42/21	44/22	42/21	66/33	
Total Differential	Bank 3	58/29	71/35	98/49	71/35	116/58	
I/O per Bank	Bank 6	67/33	78/39	98/49	78/39	116/58	
	Bank 7	40/20	56/28	62/31	56/28	84/42	
	Bank 8	24/12	24/12	24/12	24/12	24/12	
	Bank 0	3	5	7	5	7	
	Bank 1	3	4	7	4	7	
	Bank 2	2	3	3	3	4	
DDR Groups Bonded	Bank 3	3	4	5	4	7	
per Bank	Bank 6	4	4	5	4	7	
	Bank 7	3	4	4	4	6	
	Configuration Bank8	0	0	0	0	0	
SERDES Quads		1	2	3	2	4	

1. These pins must remain floating on the board.



# LatticeECP3 Family Data Sheet Ordering Information

April 2014

Data Sheet DS1021

# LatticeECP3 Part Number Description



1. Green = Halogen free and lead free.

# **Ordering Information**

LatticeECP3 devices have top-side markings, for commercial and industrial grades, as shown below:



Note: See PCN 05A-12 for information regarding a change to the top-side mark logo.

<sup>© 2014</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### Industrial

The following devices may have associated errata. Specific devices with associated errata will be notated with a footnote.

Part Number	Voltage	Grade	Power	Package <sup>1</sup>	Pins	Temp.	LUTs (K)
LFE3-17EA-6FTN256I	1.2 V	-6	STD	Lead-Free ftBGA	256	IND	17
LFE3-17EA-7FTN256I	1.2 V	-7	STD	Lead-Free ftBGA	256	IND	17
LFE3-17EA-8FTN256I	1.2 V	-8	STD	Lead-Free ftBGA	256	IND	17
LFE3-17EA-6LFTN256I	1.2 V	-6	LOW	Lead-Free ftBGA	256	IND	17
LFE3-17EA-7LFTN256I	1.2 V	-7	LOW	Lead-Free ftBGA	256	IND	17
LFE3-17EA-8LFTN256I	1.2 V	-8	LOW	Lead-Free ftBGA	256	IND	17
LFE3-17EA-6MG328I	1.2 V	-6	STD	Lead-Free csBGA	328	IND	17
LFE3-17EA-7MG328I	1.2 V	-7	STD	Lead-Free csBGA	328	IND	17
LFE3-17EA-8MG328I	1.2 V	-8	STD	Lead-Free csBGA	328	IND	17
LFE3-17EA-6LMG328I	1.2 V	-6	LOW	Green csBGA	328	IND	17
LFE3-17EA-7LMG328I	1.2 V	-7	LOW	Green csBGA	328	IND	17
LFE3-17EA-8LMG328I	1.2 V	-8	LOW	Green csBGA	328	IND	17
LFE3-17EA-6FN484I	1.2 V	-6	STD	Lead-Free fpBGA	484	IND	17
LFE3-17EA-7FN484I	1.2 V	-7	STD	Lead-Free fpBGA	484	IND	17
LFE3-17EA-8FN484I	1.2 V	-8	STD	Lead-Free fpBGA	484	IND	17
LFE3-17EA-6LFN484I	1.2 V	-6	LOW	Lead-Free fpBGA	484	IND	17
LFE3-17EA-7LFN484I	1.2 V	-7	LOW	Lead-Free fpBGA	484	IND	17
LFE3-17EA-8LFN484I	1.2 V	-8	LOW	Lead-Free fpBGA	484	IND	17

1. Green = Halogen free and lead free.

Part Number	Voltage	Grade <sup>1</sup>	Power	Package	Pins	Temp.	LUTs (K)
LFE3-35EA-6FTN256I	1.2 V	-6	STD	Lead-Free ftBGA	256	IND	33
LFE3-35EA-7FTN256I	1.2 V	-7	STD	Lead-Free ftBGA	256	IND	33
LFE3-35EA-8FTN256I	1.2 V	-8	STD	Lead-Free ftBGA	256	IND	33
LFE3-35EA-6LFTN256I	1.2 V	-6	LOW	Lead-Free ftBGA	256	IND	33
LFE3-35EA-7LFTN256I	1.2 V	-7	LOW	Lead-Free ftBGA	256	IND	33
LFE3-35EA-8LFTN256I	1.2 V	-8	LOW	Lead-Free ftBGA	256	IND	33
LFE3-35EA-6FN484I	1.2 V	-6	STD	Lead-Free fpBGA	484	IND	33
LFE3-35EA-7FN484I	1.2 V	-7	STD	Lead-Free fpBGA	484	IND	33
LFE3-35EA-8FN484I	1.2 V	-8	STD	Lead-Free fpBGA	484	IND	33
LFE3-35EA-6LFN484I	1.2 V	-6	LOW	Lead-Free fpBGA	484	IND	33
LFE3-35EA-7LFN484I	1.2 V	-7	LOW	Lead-Free fpBGA	484	IND	33
LFE3-35EA-8LFN484I	1.2 V	-8	LOW	Lead-Free fpBGA	484	IND	33
LFE3-35EA-6FN672I	1.2 V	-6	STD	Lead-Free fpBGA	672	IND	33
LFE3-35EA-7FN672I	1.2 V	-7	STD	Lead-Free fpBGA	672	IND	33
LFE3-35EA-8FN672I	1.2 V	-8	STD	Lead-Free fpBGA	672	IND	33
LFE3-35EA-6LFN672I	1.2 V	-6	LOW	Lead-Free fpBGA	672	IND	33
LFE3-35EA-7LFN672I	1.2 V	-7	LOW	Lead-Free fpBGA	672	IND	33
LFE3-35EA-8LFN672I	1.2 V	-8	LOW	Lead-Free fpBGA	672	IND	33

1. For ordering information on -9 speed grade devices, please contact your Lattice Sales Representative.



# LatticeECP3 Family Data Sheet Revision History

March 2015

Data Sheet DS1021

Date	Version	Section	Change Summary
March 2015	2.8EA	Pinout Information All	Updated Package Pinout Information section. Changed reference to http://www.latticesemi.com/Products/FPGAandCPLD/LatticeECP3.
			Minor style/formatting changes.
April 2014	02.7EA	DC and Switching Characteristics	Updated LatticeECP3 Supply Current (Standby) table power numbers.
			Removed speed grade -9 timing numbers in the following sections: — Typical Building Block Function Performance — LatticeECP3 External Switching Characteristics — LatticeECP3 Internal Switching Characteristics — LatticeECP3 Family Timing Adders
		Ordering Information	Removed ordering information for -9 speed grade devices.
March 2014	02.6EA	DC and Switching Characteristics	Added information to the sysl/O Single-Ended DC Electrical Character- istics section footnote.
February 2014	02.5EA	DC and Switching Characteristics	Updated Hot Socketing Specifications table. Changed ${\rm I}_{Pw}$ to ${\rm I}_{PD}$ in footnote 3.
			Updated the following figures: — Figure 3-25, sysCONFIG Port Timing — Figure 3-27, Wake-Up Timing
		Supplemental Information	Added technical note references.
September 2013	02.4EA	DC and Switching Characteristics	Updated the Wake-Up Timing Diagram
			Added the following figures: — Master SPI POR Waveforms — SPI Configuration Waveforms — Slave SPI HOLDN Waveforms
			Added tIODISS and tIOENSS parameters in LatticeECP3 sysCONFIG Port Timing Specifications table.
June 2013	02.3EA	Architecture	sysl/O Buffer Banks text section – Updated description of "Top (Bank 0 and Bank 1) and Bottom syslO Buffer Pairs (Single-Ended Outputs Only)" for hot socketing information.
			sysl/O Buffer Banks text section – Updated description of "Configuration Bank sysl/O Buffer Pairs (Single-Ended Outputs, Only on Shared Pins When Not Used by Configuration)" for PCI clamp information.
			On-Chip Oscillator section – clarified the speed of the internal CMOS oscillator (130 MHz +/- 15%).
			Architecture Overview section – Added information on the state of the register on power up and after configuration.
		DC and Switching Characteristics	sysl/O Recommended Operating Conditions table – Removed reference to footnote 1 from RSDS standard.
			sysl/O Single-Ended DC Electrical Characteristics table – Modified foot- note 1.
			Added Oscillator Output Frequency table.
			LatticeECP3 sysCONFIG Port Timing Specifications table – Updated min. column for t <sub>CODO</sub> parameter.
			LatticeECP3 Family Timing Adders table – Description column, references to VCCIO = 3.0V changed to 3.3V. For PPLVDS, description changed from emulated to True LVDS and VCCIO = 2.5V changed to VCCIO = 2.5V or 3.3V.

© 2015 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Date	Version	Section	Change Summary
March 2010	01.6	Architecture	Added Read-Before-Write information.
		DC and Switching Characteristics	Added footnote #6 to Maximum I/O Buffer Speed table.
			Corrected minimum operating conditions for input and output differential voltages in the Point-to-Point LVDS table.
		Pinout Information	Added pin information for the LatticeECP3-70EA and LatticeECP3- 95EA devices.
		Ordering Information	Added ordering part numbers for the LatticeECP3-70EA and LatticeECP3-95EA devices.
			Removed dual mark information.
November 2009	01.5	Introduction	Updated Embedded SERDES features.
			Added SONET/SDH to Embedded SERDES protocols.
		Architecture	Updated Figure 2-4, General Purpose PLL Diagram.
			Updated SONET/SDH to SERDES and PCS protocols.
			Updated Table 2-13, SERDES Standard Support to include SONET/ SDH and updated footnote 2.
		DC and Switching Characterisitcs	Added footnote to ESD Performance table.
			Updated SERDES Power Supply Requirements table and footnotes.
			Updated Maximum I/O Buffer Speed table.
			Updated Pin-to-Pin Peformance table.
			Updated sysCLOCK PLL Timing table.
			Updated DLL timing table.
			Updated High-Speed Data Transmitter tables.
			Updated High-Speed Data Receiver table.
			Updated footnote for Receiver Total Jitter Tolerance Specification table.
			Updated Periodic Receiver Jitter Tolerance Specification table.
			Updated SERDES External Reference Clock Specification table.
			Updated PCI Express Electrical and Timing AC and DC Characteristics.
			Deleted Reference Clock table for PCI Express Electrical and Timing AC and DC Characteristics.
			Updated SMPTE AC/DC Characteristics Transmit table.
			Updated Mini LVDS table.
			Updated RSDS table.
			Added Supply Current (Standby) table for EA devices.
			Updated Internal Switching Characteristics table.
			Updated Register-to-Register Performance table.
			Added HDMI Electrical and Timing Characteristics data.
			Updated Family Timing Adders table.
			Updated sysCONFIG Port Timing Specifications table.
			Updated Recommended Operating Conditions table.
			Updated Hot Socket Specifications table.
			Updated Single-Ended DC table.
			Updated TRLVDS table and figure.
			Updated Serial Data Input Specifications table.
			Updated HDMI Transmit and Receive table.
		Ordering Information	Added LFE3-150EA "TW" devices and footnotes to the Commercial and Industrial tables.