

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	18625
Number of Logic Elements/Cells	149000
Total RAM Bits	7014400
Number of I/O	586
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1156-BBGA
Supplier Device Package	1156-FPBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe3-150ea-7fn1156itw

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### Introduction

The LatticeECP3™ (EConomy Plus Third generation) family of FPGA devices is optimized to deliver high performance features such as an enhanced DSP architecture, high speed SERDES and high speed source synchronous interfaces in an economical FPGA fabric. This combination is achieved through advances in device architecture and the use of 65 nm technology making the devices suitable for high-volume, high-speed, low-cost applications.

The LatticeECP3 device family expands look-up-table (LUT) capacity to 149K logic elements and supports up to 586 user I/Os. The LatticeECP3 device family also offers up to 320 18 x 18 multipliers and a wide range of parallel I/O standards.

The LatticeECP3 FPGA fabric is optimized with high performance and low cost in mind. The LatticeECP3 devices utilize reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic, distributed and embedded memory, Phase Locked Loops (PLLs), Delay Locked Loops (DLLs), pre-engineered source synchronous I/O support, enhanced sysDSP slices and advanced configuration support, including encryption and dual-boot capabilities.

The pre-engineered source synchronous logic implemented in the LatticeECP3 device family supports a broad range of interface standards, including DDR3, XGMII and 7:1 LVDS.

The LatticeECP3 device family also features high speed SERDES with dedicated PCS functions. High jitter tolerance and low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of popular data protocols including PCI Express, SMPTE, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit Pre-emphasis and Receive Equalization settings make the SERDES suitable for transmission and reception over various forms of media.

The LatticeECP3 devices also provide flexible, reliable and secure configuration options, such as dual-boot capability, bit-stream encryption, and TransFR field upgrade features.

The Lattice Diamond<sup>TM</sup> and ispLEVER<sup>®</sup> design software allows large complex designs to be efficiently implemented using the LatticeECP3 FPGA family. Synthesis library support for LatticeECP3 is available for popular logic synthesis tools. Diamond and ispLEVER tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeECP3 device. The tools extract the timing from the routing and back-annotate it into the design for timing verification.


Lattice provides many pre-engineered IP (Intellectual Property) modules for the LatticeECP3 family. By using these configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.



#### **Edge Clock Sources**

Edge clock resources can be driven from a variety of sources at the same edge. Edge clock resources can be driven from adjacent edge clock PIOs, primary clock PIOs, PLLs, DLLs, Slave Delay and clock dividers as shown in Figure 2-19.

Figure 2-19. Edge Clock Sources



#### Notes:

- 1. Clock inputs can be configured in differential or single ended mode.
- 2. The two DLLs can also drive the two top edge clocks.
- 3. The top left and top right PLL can also drive the two top edge clocks.

#### **Edge Clock Routing**

LatticeECP3 devices have a number of high-speed edge clocks that are intended for use with the PIOs in the implementation of high-speed interfaces. There are six edge clocks per device: two edge clocks on each of the top, left, and right edges. Different PLL and DLL outputs are routed to the two muxes on the left and right sides of the device. In addition, the CLKINDEL signal (generated from the DLL Slave Delay Line block) is routed to all the edge clock muxes on the left and right sides of the device. Figure 2-20 shows the selection muxes for these clocks.



#### **ALU Flags**

The sysDSP slice provides a number of flags from the ALU including:

- Equal to zero (EQZ)
- Equal to zero with mask (EQZM)
- Equal to one with mask (EQOM)
- · Equal to pattern with mask (EQPAT)
- Equal to bit inverted pattern with mask (EQPATB)
- · Accumulator Overflow (OVER)
- Accumulator Underflow (UNDER)
- Either over or under flow supporting LatticeECP2 legacy designs (OVERUNDER)

#### **Clock, Clock Enable and Reset Resources**

Global Clock, Clock Enable and Reset signals from routing are available to every sysDSP slice. From four clock sources (CLK0, CLK1, CLK2, and CLK3) one clock is selected for each input register, pipeline register and output register. Similarly Clock Enable (CE) and Reset (RST) are selected at each input register, pipeline register and output register.

#### Resources Available in the LatticeECP3 Family

Table 2-9 shows the maximum number of multipliers for each member of the LatticeECP3 family. Table 2-10 shows the maximum available EBR RAM Blocks in each LatticeECP3 device. EBR blocks, together with Distributed RAM can be used to store variables locally for fast DSP operations.

Table 2-9. Maximum Number of DSP Slices in the LatticeECP3 Family


Device	DSP Slices	9x9 Multiplier	18x18 Multiplier	36x36 Multiplier
ECP3-17	12	48	24	6
ECP3-35	32	128	64	16
ECP3-70	64	256	128	32
ECP3-95	64	256	128	32
ECP3-150	160	640	320	80

Table 2-10. Embedded SRAM in the LatticeECP3 Family

Device	EBR SRAM Block	Total EBR SRAM (Kbits)
ECP3-17	38	700
ECP3-35	72	1327
ECP3-70	240	4420
ECP3-95	240	4420
ECP3-150	372	6850



Figure 2-38. LatticeECP3 Banks



LatticeECP3 devices contain two types of sysl/O buffer pairs.

#### 1. Top (Bank 0 and Bank 1) and Bottom syslO Buffer Pairs (Single-Ended Outputs Only)

The sysl/O buffer pairs in the top banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (both ratioed and referenced). One of the referenced input buffers can also be configured as a differential input. Only the top edge buffers have a programmable PCI clamp.

The two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

The top and bottom sides are ideal for general purpose I/O, PCI, and inputs for LVDS (LVDS outputs are only allowed on the left and right sides). The top side can be used for the DDR3 ADDR/CMD signals.

The I/O pins located on the top and bottom sides of the device (labeled PTxxA/B or PBxxA/B) are fully hot socketable. Note that the pads in Banks 3, 6 and 8 are wrapped around the corner of the device. In these banks, only the pads located on the top or bottom of the device are hot socketable. The top and bottom side pads can be identified by the Lattice Diamond tool.



Table 2-16. Selectable Master Clock (MCCLK) Frequencies During Configuration (Nominal)

MCCLK (MHz)	MCCLK (MHz)
	10
2.5 <sup>1</sup>	13
4.3	15 <sup>2</sup>
5.4	20
6.9	26
8.1	33³
9.2	

- 1. Software default MCCLK frequency. Hardware default is 3.1 MHz.
- 2. Maximum MCCLK with encryption enabled.
- 3. Maximum MCCLK without encryption.

## **Density Shifting**

The LatticeECP3 family is designed to ensure that different density devices in the same family and in the same package have the same pinout. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likelihood of success in each case. An example is that some user I/Os may become No Connects in smaller devices in the same package. Refer to the LatticeECP3 Pin Migration Tables and Diamond software for specific restrictions and limitations.



#### MLVDS25

The LatticeECP3 devices support the differential MLVDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The MLVDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-5 is one possible solution for MLVDS standard implementation. Resistor values in Figure 3-5 are industry standard values for 1% resistors.

Figure 3-5. MLVDS25 (Multipoint Low Voltage Differential Signaling)




Table 3-5. MLVDS25 DC Conditions1

		Typical		
Parameter	Description	<b>Zo=50</b> Ω	<b>Zo=70</b> Ω	Units
V <sub>CCIO</sub>	Output Driver Supply (+/-5%)	2.50	2.50	V
Z <sub>OUT</sub>	Driver Impedance	10.00	10.00	Ω
R <sub>S</sub>	Driver Series Resistor (+/-1%)	35.00	35.00	Ω
R <sub>TL</sub>	Driver Parallel Resistor (+/-1%)	50.00	70.00	Ω
R <sub>TR</sub>	Receiver Termination (+/-1%)	50.00	70.00	Ω
V <sub>OH</sub>	Output High Voltage	1.52	1.60	V
V <sub>OL</sub>	Output Low Voltage	0.98	0.90	V
V <sub>OD</sub>	Output Differential Voltage	0.54	0.70	V
V <sub>CM</sub>	Output Common Mode Voltage	1.25	1.25	V
I <sub>DC</sub>	DC Output Current	21.74	20.00	mA

<sup>1.</sup> For input buffer, see LVDS table.



# **Typical Building Block Function Performance**

## Pin-to-Pin Performance (LVCMOS25 12 mA Drive)<sup>1, 2, 3</sup>

Function	–8 Timing	Units
Basic Functions	·	
16-bit Decoder	4.7	ns
32-bit Decoder	4.7	ns
64-bit Decoder	5.7	ns
4:1 MUX	4.1	ns
8:1 MUX	4.3	ns
16:1 MUX	4.7	ns
32:1 MUX	4.8	ns

<sup>1.</sup> These functions were generated using the ispLEVER design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

## Register-to-Register Performance<sup>1, 2, 3</sup>

Function	–8 Timing	Units
Basic Functions		
16-bit Decoder	500	MHz
32-bit Decoder	500	MHz
64-bit Decoder	500	MHz
4:1 MUX	500	MHz
8:1 MUX	500	MHz
16:1 MUX	500	MHz
32:1 MUX	445	MHz
8-bit adder	500	MHz
16-bit adder	500	MHz
64-bit adder	305	MHz
16-bit counter	500	MHz
32-bit counter	460	MHz
64-bit counter	320	MHz
64-bit accumulator	315	MHz
Embedded Memory Functions		
512x36 Single Port RAM, EBR Output Registers	340	MHz
1024x18 True-Dual Port RAM (Write Through or Normal, EBR Output Registers)	340	MHz
1024x18 True-Dual Port RAM (Read-Before-Write, EBR Output Registers	130	MHz
1024x18 True-Dual Port RAM (Write Through or Normal, PLC Output Registers)	245	MHz
Distributed Memory Functions		
16x4 Pseudo-Dual Port RAM (One PFU)	500	MHz
32x4 Pseudo-Dual Port RAM	500	MHz
64x8 Pseudo-Dual Port RAM	400	MHz
DSP Function	-	
18x18 Multiplier (All Registers)	400	MHz
9x9 Multiplier (All Registers)	400	MHz
36x36 Multiply (All Registers)	260	MHz

<sup>2.</sup> Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Diamond or ispLEVER software.




# LatticeECP3 External Switching Characteristics (Continued)<sup>1, 2, 3, 13</sup>

### **Over Recommended Commercial Operating Conditions**

			_	-8	_	-7	_	-6	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
Generic DDRX2 II (No CLKDIV)	nputs with Clock and Data (>10bi	ts wide) are Aligned at I	Pin (GDD	RX2_RX	ECLK.A	ligned)			
` ,	des Using DLLCLKPIN for Clock	Input							
t <sub>DVACLKGDDR</sub>	Data Setup Before CLK	ECP3-150EA		0.225	_	0.225	_	0.225	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	ECP3-150EA	0.775	_	0.775	_	0.775	_	UI
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	ECP3-150EA	_	460	_	385	_	345	MHz
t <sub>DVACLKGDDR</sub>	Data Setup Before CLK	ECP3-70EA/95EA	_	0.225	_	0.225	_	0.225	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	ECP3-70EA/95EA	0.775	_	0.775	_	0.775	_	UI
fMAX_GDDR	DDRX2 Clock Frequency	ECP3-70EA/95EA	_	460	_	385	_	311	MHz
t <sub>DVACLKGDDR</sub>	Data Setup Before CLK	ECP3-35EA	_	0.210	_	0.210	_	0.210	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	ECP3-35EA	0.790	_	0.790	_	0.790	_	UI
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	ECP3-35EA	_	460	_	385	_	311	MHz
†DVACLKGDDR	Data Setup Before CLK (Left and Right Sides)	ECP3-17EA	_	0.210	_	0.210	_	0.210	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	ECP3-17EA	0.790	_	0.790		0.790	_	UI
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	ECP3-17EA	_	460	_	385	_	311	MHz
Top Side Using P	CLK Pin for Clock Input				•			•	
t <sub>DVACLKGDDR</sub>	Data Setup Before CLK	ECP3-150EA	_	0.225	_	0.225	_	0.225	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	ECP3-150EA	0.775	_	0.775	_	0.775	_	UI
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	ECP3-150EA	_	235	_	170	_	130	MHz
t <sub>DVACLKGDDR</sub>	Data Setup Before CLK	ECP3-70EA/95EA	_	0.225	_	0.225		0.225	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	ECP3-70EA/95EA	0.775	_	0.775	_	0.775	_	UI
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	ECP3-70EA/95EA	_	235	_	170		130	MHz
t <sub>DVACLKGDDR</sub>	Data Setup Before CLK	ECP3-35EA	_	0.210	_	0.210	_	0.210	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	ECP3-35EA	0.790	_	0.790	_	0.790	_	UI
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	ECP3-35EA	_	235	_	170		130	MHz
t <sub>DVACLKGDDR</sub>	Data Setup Before CLK	ECP3-17EA	_	0.210	_	0.210		0.210	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	ECP3-17EA	0.790	_	0.790		0.790	_	UI
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	ECP3-17EA	_	235	_	170	_	130	MHz
Generic DDRX2 II	nputs with Clock and Data (<10 B	its Wide) Centered at P	n (GDDF	RX2_RX.I	OQS.Cen	tered) U	sing DQ	S Pin for	Clock
Left and Right Sig	des								
t <sub>SUGDDR</sub>	Data Setup Before CLK	All ECP3EA Devices	330	_	330	_	352	_	ps
t <sub>HOGDDR</sub>	Data Hold After CLK	All ECP3EA Devices	330	_	330	_	352	_	ps
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	All ECP3EA Devices	_	400	_	400	_	375	MHz
Generic DDRX2 II	nputs with Clock and Data (<10 B	its Wide) Aligned at Pin	(GDDR)	(2_RX.D	QS.Align	ed) Usin	g DQS Pi	n for Clo	ck Input
Left and Right Sig	des								
t <sub>DVACLKGDDR</sub>	Data Setup Before CLK	All ECP3EA Devices		0.225	_	0.225		0.225	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	All ECP3EA Devices	0.775	_	0.775	_	0.775	_	UI
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	All ECP3EA Devices		400		400	_	375	MHz
Generic DDRX1 C	Output with Clock and Data (>10 E	Bits Wide) Centered at P	in (GDD	RX1_TX.	SCLK.Ce	entered)10	)		
t <sub>DVBGDDR</sub>	Data Valid Before CLK	ECP3-150EA	670		670		670		ps
t <sub>DVAGDDR</sub>	Data Valid After CLK	ECP3-150EA	670	_	670		670	_	ps
f <sub>MAX_GDDR</sub>	DDRX1 Clock Frequency	ECP3-150EA		250		250		250	MHz
t <sub>DVBGDDR</sub>	Data Valid Before CLK	ECP3-70EA/95EA	666	_	665	_	664	_	ps
t <sub>DVAGDDR</sub>	Data Valid After CLK	ECP3-70EA/95EA	666	_	665		664		ps



Figure 3-11. Write Through (SP Read/Write on Port A, Input Registers Only)



Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.



# LatticeECP3 Family Timing Adders 1, 2, 3, 4, 5, 7

#### **Over Recommended Commercial Operating Conditions**

Input Adjusters           LVDS25E         LVDS, Emulated, VCCIO           LVDS25         LVDS, VCCIO = 2.5 V           BLVDS25         BLVDS, Emulated, VCCI           MLVDS25         MLVDS, Emulated, VCCI           RSDS25         RSDS, VCCIO = 2.5 V           PPLVDS         Point-to-Point LVDS	O = 2.5 V O = 2.5 V	0.03 0.03 0.03 0.03 0.03	-0.01 0.00 0.00 0.00 -0.01	-0.03 -0.04 -0.04 -0.04	ns ns ns
LVDS25 LVDS, VCCIO = 2.5 V BLVDS25 BLVDS, Emulated, VCCI MLVDS25 MLVDS, Emulated, VCCI RSDS25 RSDS, VCCIO = 2.5 V	O = 2.5 V O = 2.5 V	0.03 0.03 0.03 0.03	0.00 0.00 0.00	-0.04 -0.04	ns
BLVDS25 BLVDS, Emulated, VCCI MLVDS25 MLVDS, Emulated, VCCI RSDS25 RSDS, VCCIO = 2.5 V	O = 2.5 V	0.03 0.03 0.03	0.00	-0.04	
MLVDS25 MLVDS, Emulated, VCCI RSDS25 RSDS, VCCIO = 2.5 V	O = 2.5 V	0.03 0.03	0.00		ns
RSDS25 RSDS, VCCIO = 2.5 V		0.03		-0.04	
			_0.01		ns
PPLVDS Point-to-Point LVDS			0.01	-0.03	ns
		0.03	-0.01	-0.03	ns
TRLVDS Transition-Reduced LVDS	5	0.03	0.00	-0.04	ns
Mini MLVDS Mini LVDS		0.03	-0.01	-0.03	ns
LVPECL, Emulated, VCC	OIO = 3.3 V	0.17	0.23	0.28	ns
HSTL18_I HSTL_18 class I, VCCIC	= 1.8 V	0.20	0.17	0.13	ns
HSTL18_II HSTL_18 class II, VCCIO	) = 1.8 V	0.20	0.17	0.13	ns
HSTL18D_I Differential HSTL 18 class	s l	0.20	0.17	0.13	ns
HSTL18D_II Differential HSTL 18 clas	s II	0.20	0.17	0.13	ns
HSTL15_I HSTL_15 class I, VCCIC	= 1.5 V	0.10	0.12	0.13	ns
HSTL15D_I Differential HSTL 15 clas	s I	0.10	0.12	0.13	ns
SSTL33_I SSTL_3 class I, VCCIO =	= 3.3 V	0.17	0.23	0.28	ns
SSTL33_II SSTL_3 class II, VCCIO	= 3.3 V	0.17	0.23	0.28	ns
SSTL33D_I Differential SSTL_3 class	ş l	0.17	0.23	0.28	ns
SSTL33D_II Differential SSTL_3 class	s II	0.17	0.23	0.28	ns
SSTL25_I SSTL_2 class I, VCCIO =	= 2.5 V	0.12	0.14	0.16	ns
SSTL25_II SSTL_2 class II, VCCIO	= 2.5 V	0.12	0.14	0.16	ns
SSTL25D_I Differential SSTL_2 class	ş l	0.12	0.14	0.16	ns
SSTL25D_II Differential SSTL_2 class	s II	0.12	0.14	0.16	ns
SSTL18_I SSTL_18 class I, VCCIO	= 1.8 V	0.08	0.06	0.04	ns
SSTL18_II SSTL_18 class II, VCCIO	) = 1.8 V	0.08	0.06	0.04	ns
SSTL18D_I Differential SSTL_18 class	ss I	0.08	0.06	0.04	ns
SSTL18D_II Differential SSTL_18 class	ss II	0.08	0.06	0.04	ns
SSTL15 SSTL_15, VCCIO = 1.5 V	I	0.087	0.059	0.032	ns
SSTL15D Differential SSTL_15		0.087	0.059	0.032	ns
LVTTL33 LVTTL, VCCIO = 3.3 V		0.07	0.07	0.07	ns
LVCMOS33 LVCMOS, VCCIO = 3.3 \	l .	0.07	0.07	0.07	ns
LVCMOS25 LVCMOS, VCCIO = 2.5 \	I	0.00	0.00	0.00	ns
LVCMOS18 LVCMOS, VCCIO = 1.8 \	I	-0.13	-0.13	-0.13	ns
LVCMOS15 LVCMOS, VCCIO = 1.5 \	l .	-0.07	-0.07	-0.07	ns
LVCMOS12 LVCMOS, VCCIO = 1.2 \	I	-0.20	-0.19	-0.19	ns
PCI33 PCI, VCCIO = 3.3 V		0.07	0.07	0.07	ns
Output Adjusters		<u> </u>	•		
LVDS25E LVDS, Emulated, VCCIO	= 2.5 V	1.02	1.14	1.26	ns
LVDS25 LVDS, VCCIO = 2.5 V		-0.11	-0.07	-0.03	ns
BLVDS25 BLVDS, Emulated, VCCI	O = 2.5 V	1.01	1.13	1.25	ns
MLVDS25 MLVDS, Emulated, VCCI	O = 2.5 V	1.01	1.13	1.25	ns




Table 3-7. Channel Output Jitter

Description	Frequency	Min.	Тур.	Max.	Units
Deterministic	3.125 Gbps	_	_	0.17	UI, p-p
Random	3.125 Gbps	_	_	0.25	UI, p-p
Total	3.125 Gbps	_	_	0.35	UI, p-p
Deterministic	2.5 Gbps	_	_	0.17	UI, p-p
Random	2.5 Gbps	_	_	0.20	UI, p-p
Total	2.5 Gbps	_	_	0.35	UI, p-p
Deterministic	1.25 Gbps	_	_	0.10	UI, p-p
Random	1.25 Gbps	_	_	0.22	UI, p-p
Total	1.25 Gbps	_	_	0.24	UI, p-p
Deterministic	622 Mbps	_	_	0.10	UI, p-p
Random	622 Mbps	_	_	0.20	UI, p-p
Total	622 Mbps	_	_	0.24	UI, p-p
Deterministic	250 Mbps	_	_	0.10	UI, p-p
Random	250 Mbps	_	_	0.18	UI, p-p
Total	250 Mbps	_	_	0.24	UI, p-p
Deterministic	150 Mbps	_	_	0.10	UI, p-p
Random	150 Mbps	_	_	0.18	UI, p-p
Total	150 Mbps	_	_	0.24	UI, p-p

Note: Values are measured with PRBS 2<sup>7</sup>-1, all channels operating, FPGA logic active, I/Os around SERDES pins quiet, reference clock @ 10X mode.



Figure 3-18. XAUI Sinusoidal Jitter Tolerance Mask



Note: The sinusoidal jitter tolerance is measured with at least 0.37 Ulpp of Deterministic jitter (Dj) and the sum of Dj and Rj (random jitter) is at least 0.55 Ulpp. Therefore, the sum of Dj, Rj and Sj (sinusoidal jitter) is at least 0.65 Ulpp (Dj = 0.37, Rj = 0.18, Sj = 0.1).



# SMPTE SD/HD-SDI/3G-SDI (Serial Digital Interface) Electrical and Timing Characteristics

#### **AC and DC Characteristics**

#### Table 3-19. Transmit

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Units
BR <sub>SDO</sub>	Serial data rate		270	_	2975	Mbps
T <sub>JALIGNMENT</sub> <sup>2</sup>	Serial output jitter, alignment	270 Mbps	_	_	0.20	UI
T <sub>JALIGNMENT</sub> <sup>2</sup>	Serial output jitter, alignment	1485 Mbps	_	_	0.20	UI
T <sub>JALIGNMENT</sub> <sup>1, 2</sup>	Serial output jitter, alignment	2970Mbps	_	_	0.30	UI
T <sub>JTIMING</sub>	Serial output jitter, timing	270 Mbps	_	_	0.20	UI
T <sub>JTIMING</sub>	Serial output jitter, timing	1485 Mbps	_	_	1.0	UI
T <sub>JTIMING</sub>	Serial output jitter, timing	2970 Mbps	_	_	2.0	UI

#### Notes:

- Timing jitter is measured in accordance with SMPTE RP 184-1996, SMPTE RP 192-1996 and the applicable serial data transmission standard, SMPTE 259M-1997 or SMPTE 292M (proposed). A color bar test pattern is used. The value of f<sub>SCLK</sub> is 270 MHz or 360 MHz for SMPTE 259M, 540 MHz for SMPTE 344M or 1485 MHz for SMPTE 292M serial data rates. See the Timing Jitter Bandpass section.
- 2. Jitter is defined in accordance with SMPTE RP1 184-1996 as: jitter at an equipment output in the absence of input jitter.
- 3. All Tx jitter is measured at the output of an industry standard cable driver; connection to the cable driver is via a 50 Ohm impedance differential signal from the Lattice SERDES device.
- 4. The cable driver drives: RL=75 Ohm, AC-coupled at 270, 1485, or 2970 Mbps, RREFLVL=RREFPRE=4.75 kOhm 1%.

#### Table 3-20. Receive

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Units
BR <sub>SDI</sub>	Serial input data rate		270	_	2970	Mbps
CID	Stream of non-transitions (=Consecutive Identical Digits)		7(3G)/26(SMPTE Triple rates) @ 10-12 BER	_		Bits


#### Table 3-21. Reference Clock

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Units
F <sub>VCLK</sub>	Video output clock frequency		27	_	74.25	MHz
$DC_V$	Duty cycle, video clock		45	50	55	%





Figure 3-19. Test Loads

#### **Test Loads**




 $\mathbf{C_L}$  including probe and jig capacitance, 3 pF max.  $\mathbf{S_1}$  - open,  $\mathbf{S_2}$  - closed for  $\mathbf{V}_{\mathrm{OH}}$  measurement.  $\mathbf{S_1}$  - closed,  $\mathbf{S_2}$  - open for  $\mathbf{V}_{\mathrm{OL}}$  measurement.





\*Risetime compensation.

#### **Timing Jitter Bandpass**





# **LatticeECP3 sysCONFIG Port Timing Specifications (Continued)**

#### **Over Recommended Operating Conditions**

Parameter	Description	Min.	Max.	Units				
t <sub>SSCL</sub>	CCLK Minimum Low Pulse	5	_	ns				
t <sub>HLCH</sub>	HOLDN Low Setup Time (Relative to CCLK)	5	_	ns				
t <sub>CHHH</sub>	HOLDN Low Hold Time (Relative to CCLK)	5	_	ns				
Master and	Master and Slave SPI (Continued)							
t <sub>CHHL</sub>	HOLDN High Hold Time (Relative to CCLK)	5	_	ns				
t <sub>HHCH</sub>	HOLDN High Setup Time (Relative to CCLK)	5	_	ns				
t <sub>HLQZ</sub>	HOLDN to Output High-Z	_	9	ns				
$t_{HHQX}$	HOLDN to Output Low-Z	_	9	ns				

<sup>1.</sup> Re-toggling the PROGRAMN pin is not permitted until the INITN pin is high. Avoid consecutive toggling of the PROGRAMN.

Parameter	Min.	Max.	Units	
Master Clock Frequency	Selected value - 15%	Selected value + 15%	MHz	
Duty Cycle 40		60	%	

Figure 3-20. sysCONFIG Parallel Port Read Cycle







Figure 3-21. sysCONFIG Parallel Port Write Cycle



1. In Master Parallel Mode the FPGA provides CCLK (MCLK). In Slave Parallel Mode the external device provides CCLK.

Figure 3-22. sysCONFIG Master Serial Port Timing





Figure 3-23. sysCONFIG Slave Serial Port Timing






# LatticeECP3 Family Data Sheet Ordering Information

April 2014 Data Sheet DS1021


## **LatticeECP3 Part Number Description**



<sup>1.</sup> Green = Halogen free and lead free.

# **Ordering Information**

LatticeECP3 devices have top-side markings, for commercial and industrial grades, as shown below:



Note: See PCN 05A-12 for information regarding a change to the top-side mark logo.



#### Industrial

The following devices may have associated errata. Specific devices with associated errata will be notated with a footnote.

Part Number	Voltage	Grade	Power	Package <sup>1</sup>	Pins	Temp.	LUTs (K)
LFE3-17EA-6FTN256I	1.2 V	-6	STD	Lead-Free ftBGA	256	IND	17
LFE3-17EA-7FTN256I	1.2 V	-7	STD	Lead-Free ftBGA	256	IND	17
LFE3-17EA-8FTN256I	1.2 V	-8	STD	Lead-Free ftBGA	256	IND	17
LFE3-17EA-6LFTN256I	1.2 V	-6	LOW	Lead-Free ftBGA	256	IND	17
LFE3-17EA-7LFTN256I	1.2 V	-7	LOW	Lead-Free ftBGA	256	IND	17
LFE3-17EA-8LFTN256I	1.2 V	-8	LOW	Lead-Free ftBGA	256	IND	17
LFE3-17EA-6MG328I	1.2 V	-6	STD	Lead-Free csBGA	328	IND	17
LFE3-17EA-7MG328I	1.2 V	-7	STD	Lead-Free csBGA	328	IND	17
LFE3-17EA-8MG328I	1.2 V	-8	STD	Lead-Free csBGA	328	IND	17
LFE3-17EA-6LMG328I	1.2 V	-6	LOW	Green csBGA	328	IND	17
LFE3-17EA-7LMG328I	1.2 V	-7	LOW	Green csBGA	328	IND	17
LFE3-17EA-8LMG328I	1.2 V	-8	LOW	Green csBGA	328	IND	17
LFE3-17EA-6FN484I	1.2 V	-6	STD	Lead-Free fpBGA	484	IND	17
LFE3-17EA-7FN484I	1.2 V	-7	STD	Lead-Free fpBGA	484	IND	17
LFE3-17EA-8FN484I	1.2 V	-8	STD	Lead-Free fpBGA	484	IND	17
LFE3-17EA-6LFN484I	1.2 V	-6	LOW	Lead-Free fpBGA	484	IND	17
LFE3-17EA-7LFN484I	1.2 V	-7	LOW	Lead-Free fpBGA	484	IND	17
LFE3-17EA-8LFN484I	1.2 V	-8	LOW	Lead-Free fpBGA	484	IND	17

<sup>1.</sup> Green = Halogen free and lead free.

Part Number	Voltage	Grade <sup>1</sup>	Power	Package	Pins	Temp.	LUTs (K)
LFE3-35EA-6FTN256I	1.2 V	-6	STD	Lead-Free ftBGA	256	IND	33
LFE3-35EA-7FTN256I	1.2 V	-7	STD	Lead-Free ftBGA	256	IND	33
LFE3-35EA-8FTN256I	1.2 V	-8	STD	Lead-Free ftBGA	256	IND	33
LFE3-35EA-6LFTN256I	1.2 V	-6	LOW	Lead-Free ftBGA	256	IND	33
LFE3-35EA-7LFTN256I	1.2 V	-7	LOW	Lead-Free ftBGA	256	IND	33
LFE3-35EA-8LFTN256I	1.2 V	-8	LOW	Lead-Free ftBGA	256	IND	33
LFE3-35EA-6FN484I	1.2 V	-6	STD	Lead-Free fpBGA	484	IND	33
LFE3-35EA-7FN484I	1.2 V	-7	STD	Lead-Free fpBGA	484	IND	33
LFE3-35EA-8FN484I	1.2 V	-8	STD	Lead-Free fpBGA	484	IND	33
LFE3-35EA-6LFN484I	1.2 V	-6	LOW	Lead-Free fpBGA	484	IND	33
LFE3-35EA-7LFN484I	1.2 V	-7	LOW	Lead-Free fpBGA	484	IND	33
LFE3-35EA-8LFN484I	1.2 V	-8	LOW	Lead-Free fpBGA	484	IND	33
LFE3-35EA-6FN672I	1.2 V	-6	STD	Lead-Free fpBGA	672	IND	33
LFE3-35EA-7FN672I	1.2 V	-7	STD	Lead-Free fpBGA	672	IND	33
LFE3-35EA-8FN672I	1.2 V	-8	STD	Lead-Free fpBGA	672	IND	33
LFE3-35EA-6LFN672I	1.2 V	-6	LOW	Lead-Free fpBGA	672	IND	33
LFE3-35EA-7LFN672I	1.2 V	-7	LOW	Lead-Free fpBGA	672	IND	33
LFE3-35EA-8LFN672I	1.2 V	-8	LOW	Lead-Free fpBGA	672	IND	33

<sup>1.</sup> For ordering information on -9 speed grade devices, please contact your Lattice Sales Representative.



# LatticeECP3 Family Data Sheet Revision History

March 2015 Data Sheet DS1021

Date	Version	Section	Change Summary	
March 2015	2.8EA	Pinout Information All	Updated Package Pinout Information section. Changed reference to http://www.latticesemi.com/Products/FPGAandCPLD/LatticeECP3.	
			Minor style/formatting changes.	
April 2014	02.7EA	DC and Switching	Updated LatticeECP3 Supply Current (Standby) table power numbers.	
		Characteristics	Removed speed grade -9 timing numbers in the following sections:  — Typical Building Block Function Performance  — LatticeECP3 External Switching Characteristics  — LatticeECP3 Internal Switching Characteristics  — LatticeECP3 Family Timing Adders	
		Ordering Information	Removed ordering information for -9 speed grade devices.	
March 2014	02.6EA	DC and Switching Characteristics	Added information to the sysl/O Single-Ended DC Electrical Characteristics section footnote.	
February 2014	02.5EA	DC and Switching Characteristics	Updated Hot Socketing Specifications table. Changed $I_{\text{PW}}$ to $I_{\text{PD}}$ in footnote 3.	
			Updated the following figures:  — Figure 3-25, sysCONFIG Port Timing  — Figure 3-27, Wake-Up Timing	
		Supplemental Information	Added technical note references.	
September 2013	02.4EA	DC and Switching Characteristics	Updated the Wake-Up Timing Diagram	
			Added the following figures:  — Master SPI POR Waveforms  — SPI Configuration Waveforms  — Slave SPI HOLDN Waveforms	
			Added tIODISS and tIOENSS parameters in LatticeECP3 sysCONFIG Port Timing Specifications table.	
June 2013	02.3EA	Architecture	sysl/O Buffer Banks text section – Updated description of "Top (Bank 0 and Bank 1) and Bottom syslO Buffer Pairs (Single-Ended Outputs Only)" for hot socketing information.	
			sysl/O Buffer Banks text section – Updated description of "Configuration Bank sysl/O Buffer Pairs (Single-Ended Outputs, Only on Shared Pins When Not Used by Configuration)" for PCI clamp information.	
			On-Chip Oscillator section – clarified the speed of the internal CMOS oscillator (130 MHz +/- 15%).	
			Architecture Overview section – Added information on the state of the register on power up and after configuration.	
		DC and Switching Characteristics	sysl/O Recommended Operating Conditions table – Removed reference to footnote 1 from RSDS standard.	
			sysl/O Single-Ended DC Electrical Characteristics table – Modified footnote 1.	
			Added Oscillator Output Frequency table.	
			LatticeECP3 sysCONFIG Port Timing Specifications table – Updated min. column for t <sub>CODO</sub> parameter.	
			LatticeECP3 Family Timing Adders table – Description column, references to VCCIO = 3.0V changed to 3.3V. For PPLVDS, description changed from emulated to True LVDS and VCCIO = 2.5V changed to VCCIO = 2.5V or 3.3V.	

© 2015 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Date	Version	Section	Change Summary		
			Updated Frequency to 150 Mbps in Table 3-11 Periodic Receiver Jitter Tolerance Specification		
December 2010	01.7EA	Multiple	Data sheet made final. Removed "preliminary" headings.		
			Removed data for 70E and 95E devices. A separate data sheet is available for these specific devices.		
			Updated for Lattice Diamond design software.		
		Introduction	Corrected number of user I/Os		
		Architecture	Corrected the package type in Table 2-14 Available SERDES Quad per LatticeECP3 Devices.		
			Updated description of General Purpose PLL		
			Added additional information in the Flexible Quad SERDES Architecture section.		
			Added footnotes and corrected the information in Table 2-16 Selectable master Clock (MCCLK) Frequencies During Configuration (Nominal).		
			Updated Figure 2-16, Per Region Secondary Clock Selection.		
			Updated description for On-Chip Programmable Termination.		
			Added information about number of rows of DSP slices.		
			Updated footnote 2 for Table 2-12, On-Chip Termination Options for Input Modes.		
			Updated information for sysIO buffer pairs.		
			Corrected minimum number of General Purpose PLLs (was 4, now 2).		
		DC and Switching Characteristics	Regenerated sysCONFIG Port Timing figure.		
			Added $t_W$ (clock pulse width) in External Switching Characteristics table.		
			Corrected units, revised and added data, and corrected footnote 1 in External Switching Characteristics table.		
			Added Jitter Transfer figures in SERDES External Reference Clock section.		
			Corrected capacitance information in the DC Electrical Characteristics table.		
			Corrected data in the Register-to-Register Performance table.		
			Corrected GDDR Parameter name HOGDDR.		
			Corrected RSDS25 -7 data in Family Timing Adders table.		
			Added footnotes 10-12 to DDR data information in the External Switching Characteristics table.		
			Corrected titles for Figures 3-7 (DDR/DDR2/DDR3 Parameters) and 3-8 (Generic DDR/DDRX2 Parameters).		
			Updated titles for Figures 3-5 (MLVDS25 (Multipoint Low Voltage Differential Signaling)) and 3-6 (Generic DDRX1/DDRX2 (With Clock and Data Edges Aligned)).		
			Updated Supply Current table.		
			Added GDDR interface information to the External Switching and Characteristics table.		
			Added footnote to sysIO Recommended Operating Conditions table.		
			Added footnote to LVDS25 table.		
			Corrected DDR section footnotes and references.		
			Corrected Hot Socketing support from "top and bottom banks" to "top and bottom I/O pins".		
		Pinout Information	Updated description for VTTx.		