

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	18625
Number of Logic Elements/Cells	149000
Total RAM Bits	7014400
Number of I/O	380
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BBGA
Supplier Device Package	672-FPBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe3-150ea-7fn672ctw

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# LatticeECP3 Family Data Sheet Introduction

February 2012 Data Sheet DS1021

#### **Features**

#### Higher Logic Density for Increased System Integration

- 17K to 149K LUTs
- 116 to 586 I/Os

#### **■** Embedded SERDES

- 150 Mbps to 3.2 Gbps for Generic 8b10b, 10-bit SERDES, and 8-bit SERDES modes
- Data Rates 230 Mbps to 3.2 Gbps per channel for all other protocols
- Up to 16 channels per device: PCI Express, SONET/SDH, Ethernet (1GbE, SGMII, XAUI), CPRI, SMPTE 3G and Serial RapidIO

#### ■ sysDSP™

- Fully cascadable slice architecture
- 12 to 160 slices for high performance multiply and accumulate
- Powerful 54-bit ALU operations
- · Time Division Multiplexing MAC Sharing
- · Rounding and truncation
- · Each slice supports
  - Half 36x36, two 18x18 or four 9x9 multipliers
  - Advanced 18x36 MAC and 18x18 Multiply-Multiply-Accumulate (MMAC) operations

#### **■** Flexible Memory Resources

- Up to 6.85Mbits sysMEM™ Embedded Block RAM (EBR)
- 36K to 303K bits distributed RAM

#### sysCLOCK Analog PLLs and DLLs

Two DLLs and up to ten PLLs per device

#### ■ Pre-Engineered Source Synchronous I/O

• DDR registers in I/O cells

#### Table 1-1. LatticeECP3™ Family Selection Guide

- · Dedicated read/write levelling functionality
- Dedicated gearing logic
- Source synchronous standards support
  - ADC/DAC, 7:1 LVDS, XGMII
  - High Speed ADC/DAC devices
- Dedicated DDR/DDR2/DDR3 memory with DQS support
- Optional Inter-Symbol Interference (ISI) correction on outputs

#### ■ Programmable sysl/O<sup>™</sup> Buffer Supports Wide Range of Interfaces

- On-chip termination
- · Optional equalization filter on inputs
- LVTTL and LVCMOS 33/25/18/15/12
- SSTL 33/25/18/15 I, II
- HSTL15 I and HSTL18 I, II
- · PCI and Differential HSTL, SSTL
- LVDS. Bus-LVDS. LVPECL. RSDS. MLVDS

#### **■** Flexible Device Configuration

- Dedicated bank for configuration I/Os
- · SPI boot flash interface
- · Dual-boot images supported
- Slave SPI
- TransFR™ I/O for simple field updates
- Soft Error Detect embedded macro

#### ■ System Level Support


- IEEE 1149.1 and IEEE 1532 compliant
- Reveal Logic Analyzer
- ORCAstra FPGA configuration utility
- On-chip oscillator for initialization & general use
- 1.2 V core power supply

Device	ECP3-17	ECP3-35	ECP3-70	ECP3-95	ECP3-150
LUTs (K)	17	33	67	92	149
sysMEM Blocks (18 Kbits)	38	72	240	240	372
Embedded Memory (Kbits)	700	1327	4420	4420	6850
Distributed RAM Bits (Kbits)	36	68	145	188	303
18 x 18 Multipliers	24	64	128	128	320
SERDES (Quad)	1	1	3	3	4
PLLs/DLLs	2/2	4/2	10 / 2	10 / 2	10 / 2
Packages and SERDES Channels	s/ I/O Combination	าร			
328 csBGA (10 x 10 mm)	2/116				
256 ftBGA (17 x 17 mm)	4 / 133	4 / 133			
484 fpBGA (23 x 23 mm)	4 / 222	4 / 295	4 / 295	4 / 295	
672 fpBGA (27 x 27 mm)		4/310	8 / 380	8 / 380	8 / 380
1156 fpBGA (35 x 35 mm)			12 / 490	12 / 490	16 / 586

© 2012 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Figure 2-3. Slice Diagram



For Slices 0 and 1, memory control signals are generated from Slice 2 as follows:

WCK is CLK WRE is from LSR

DI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2 WAD [A:D] is a 4-bit address from slice 2 LUT input

Table 2-2. Slice Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	MO	Multipurpose Input
Input	Multi-purpose	M1	Multipurpose Input
Input	Control signal	CE	Clock Enable
Input	Control signal	LSR	Local Set/Reset
Input	Control signal	CLK	System Clock
Input	Inter-PFU signal	FC	Fast Carry-in <sup>1</sup>
Input	Inter-slice signal	FXA	Intermediate signal to generate LUT6 and LUT7
Input	Inter-slice signal	FXB	Intermediate signal to generate LUT6 and LUT7
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 <sup>2</sup> MUX depending on the slice
Output	Inter-PFU signal	FCO	Slice 2 of each PFU is the fast carry chain output <sup>1</sup>

<sup>1.</sup> See Figure 2-3 for connection details.


<sup>2.</sup> Requires two PFUs.



## Programmable I/O Cells (PIC)

Each PIC contains two PIOs connected to their respective sysl/O buffers as shown in Figure 2-32. The PIO Block supplies the output data (DO) and the tri-state control signal (TO) to the sysl/O buffer and receives input from the buffer. Table 2-11 provides the PIO signal list.

Figure 2-32. PIC Diagram



<sup>\*</sup> Signals are available on left/right/top edges only.

<sup>\*\*</sup> Signals are available on the left and right sides only

<sup>\*\*\*</sup> Selected PIO.



To accomplish write leveling in DDR3, each DQS group has a slightly different delay that is set by DYN DELAY[7:0] in the DQS Write Control logic block. The DYN DELAY can set 128 possible delay step settings. In addition, the most significant bit will invert the clock for a 180-degree shift of the incoming clock.

LatticeECP3 input and output registers can also support DDR gearing that is used to receive and transmit the high speed DDR data from and to the DDR3 Memory.

LatticeECP3 supports the 1.5V SSTL I/O standard required for the DDR3 memory interface. For more information, refer to the sysIO section of this data sheet.

Please see TN1180, LatticeECP3 High-Speed I/O Interface for more information on DDR Memory interface implementation in LatticeECP3.

#### sysI/O Buffer

Each I/O is associated with a flexible buffer referred to as a sysI/O buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysI/O buffers allow users to implement the wide variety of standards that are found in today's systems including LVDS, BLVDS, HSTL, SSTL Class I & II, LVCMOS, LVTTL, LVPECL, PCI.

#### sysI/O Buffer Banks

LatticeECP3 devices have six sysl/O buffer banks: six banks for user I/Os arranged two per side. The banks on the bottom side are wraparounds of the banks on the lower right and left sides. The seventh sysl/O buffer bank (Configuration Bank) is located adjacent to Bank 2 and has dedicated/shared I/Os for configuration. When a shared pin is not used for configuration it is available as a user I/O. Each bank is capable of supporting multiple I/O standards. Each sysl/O bank has its own I/O supply voltage ( $V_{\rm CCIO}$ ). In addition, each bank, except the Configuration Bank, has voltage references,  $V_{\rm REF1}$  and  $V_{\rm REF2}$ , which allow it to be completely independent from the others. Figure 2-38 shows the seven banks and their associated supplies.

In LatticeECP3 devices, single-ended output buffers and ratioed input buffers (LVTTL, LVCMOS and PCI) are powered using  $V_{CCIO}$ . LVTTL, LVCMOS33, LVCMOS25 and LVCMOS12 can also be set as fixed threshold inputs independent of  $V_{CCIO}$ .

Each bank can support up to two separate  $V_{REF}$  voltages,  $V_{REF1}$  and  $V_{REF2}$ , that set the threshold for the referenced input buffers. Some dedicated I/O pins in a bank can be configured to be a reference voltage supply pin. Each I/O is individually configurable based on the bank's supply and reference voltages.



Table 2-14.	Available	<b>SERDES</b>	Quads p	er LatticeECP3	Devices
-------------	-----------	---------------	---------	----------------	---------


Package	ECP3-17	ECP3-35	ECP3-70	ECP3-95	ECP3-150
256 ftBGA	1	1	_	_	_
328 csBGA	2 channels	_	_	_	_
484 fpBGA	1	1	1	1	
672 fpBGA	_	1	2	2	2
1156 fpBGA	_	_	3	3	4

#### **SERDES Block**

A SERDES receiver channel may receive the serial differential data stream, equalize the signal, perform Clock and Data Recovery (CDR) and de-serialize the data stream before passing the 8- or 10-bit data to the PCS logic. The SERDES transmitter channel may receive the parallel 8- or 10-bit data, serialize the data and transmit the serial bit stream through the differential drivers. Figure 2-41 shows a single-channel SERDES/PCS block. Each SERDES channel provides a recovered clock and a SERDES transmit clock to the PCS block and to the FPGA core logic.

Each transmit channel, receiver channel, and SERDES PLL shares the same power supply (VCCA). The output and input buffers of each channel have their own independent power supplies (VCCOB and VCCIB).

Figure 2-41. Simplified Channel Block Diagram for SERDES/PCS Block



#### **PCS**

As shown in Figure 2-41, the PCS receives the parallel digital data from the deserializer and selects the polarity, performs word alignment, decodes (8b/10b), provides Clock Tolerance Compensation and transfers the clock domain from the recovered clock to the FPGA clock via the Down Sample FIFO.

For the transmit channel, the PCS block receives the parallel data from the FPGA core, encodes it with 8b/10b, selects the polarity and passes the 8/10 bit data to the transmit SERDES channel.

The PCS also provides bypass modes that allow a direct 8-bit or 10-bit interface from the SERDES to the FPGA logic. The PCS interface to the FPGA can also be programmed to run at 1/2 speed for a 16-bit or 20-bit interface to the FPGA logic.



#### SCI (SERDES Client Interface) Bus

The SERDES Client Interface (SCI) is an IP interface that allows the SERDES/PCS Quad block to be controlled by registers rather than the configuration memory cells. It is a simple register configuration interface that allows SERDES/PCS configuration without power cycling the device.

The Diamond and ispLEVER design tools support all modes of the PCS. Most modes are dedicated to applications associated with a specific industry standard data protocol. Other more general purpose modes allow users to define their own operation. With these tools, the user can define the mode for each quad in a design.

Popular standards such as 10Gb Ethernet, x4 PCI Express and 4x Serial RapidIO can be implemented using IP (available through Lattice), a single quad (Four SERDES channels and PCS) and some additional logic from the core.

The LatticeECP3 family also supports a wide range of primary and secondary protocols. Within the same quad, the LatticeECP3 family can support mixed protocols with semi-independent clocking as long as the required clock frequencies are integer x1, x2, or x11 multiples of each other. Table 2-15 lists the allowable combination of primary and secondary protocol combinations.

#### Flexible Quad SERDES Architecture

The LatticeECP3 family SERDES architecture is a quad-based architecture. For most SERDES settings and standards, the whole quad (consisting of four SERDES) is treated as a unit. This helps in silicon area savings, better utilization and overall lower cost.

However, for some specific standards, the LatticeECP3 quad architecture provides flexibility; more than one standard can be supported within the same quad.

Table 2-15 shows the standards can be mixed and matched within the same quad. In general, the SERDES standards whose nominal data rates are either the same or a defined subset of each other, can be supported within the same quad. In Table 2-15, the Primary Protocol column refers to the standard that determines the reference clock and PLL settings. The Secondary Protocol column shows the other standard that can be supported within the same quad.

Furthermore, Table 2-15 also implies that more than two standards in the same quad can be supported, as long as they conform to the data rate and reference clock requirements. For example, a quad may contain PCI Express 1.1, SGMII, Serial RapidIO Type I and Serial RapidIO Type II, all in the same quad.

Table 2-15. LatticeECP3 Primary and Secondary Protocol Support

Primary Protocol	Secondary Protocol
PCI Express 1.1	SGMII
PCI Express 1.1	Gigabit Ethernet
PCI Express 1.1	Serial RapidIO Type I
PCI Express 1.1	Serial RapidIO Type II
Serial RapidIO Type I	SGMII
Serial RapidIO Type I	Gigabit Ethernet
Serial RapidIO Type II	SGMII
Serial RapidIO Type II	Gigabit Ethernet
Serial RapidIO Type II	Serial RapidIO Type I
CPRI-3	CPRI-2 and CPRI-1
3G-SDI	HD-SDI and SD-SDI



#### **Enhanced Configuration Options**

LatticeECP3 devices have enhanced configuration features such as: decryption support, TransFR™ I/O and dual-boot image support.

#### 1. TransFR (Transparent Field Reconfiguration)

TransFR I/O (TFR) is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a single ispVM command. TransFR I/O allows I/O states to be frozen during device configuration. This allows the device to be field updated with a minimum of system disruption and downtime. See TN1087, Minimizing System Interruption During Configuration Using TransFR Technology for details.

#### 2. **Dual-Boot Image Support**

Dual-boot images are supported for applications requiring reliable remote updates of configuration data for the system FPGA. After the system is running with a basic configuration, a new boot image can be downloaded remotely and stored in a separate location in the configuration storage device. Any time after the update the LatticeECP3 can be re-booted from this new configuration file. If there is a problem, such as corrupt data during download or incorrect version number with this new boot image, the LatticeECP3 device can revert back to the original backup golden configuration and try again. This all can be done without power cycling the system. For more information, please see TN1169, LatticeECP3 sysCONFIG Usage Guide.

#### Soft Error Detect (SED) Support

LatticeECP3 devices have dedicated logic to perform Cycle Redundancy Code (CRC) checks. During configuration, the configuration data bitstream can be checked with the CRC logic block. In addition, the LatticeECP3 device can also be programmed to utilize a Soft Error Detect (SED) mode that checks for soft errors in configuration SRAM. The SED operation can be run in the background during user mode. If a soft error occurs, during user mode (normal operation) the device can be programmed to generate an error signal.

For further information on SED support, please see TN1184, LatticeECP3 Soft Error Detection (SED) Usage Guide.

#### **External Resistor**

LatticeECP3 devices require a single external, 10 kOhm  $\pm 1\%$  value between the XRES pin and ground. Device configuration will not be completed if this resistor is missing. There is no boundary scan register on the external resistor pad.

#### **On-Chip Oscillator**

Every LatticeECP3 device has an internal CMOS oscillator which is used to derive a Master Clock (MCCLK) for configuration. The oscillator and the MCCLK run continuously and are available to user logic after configuration is completed. The software default value of the MCCLK is nominally 2.5 MHz. Table 2-16 lists all the available MCCLK frequencies. When a different Master Clock is selected during the design process, the following sequence takes place:

- 1. Device powers up with a nominal Master Clock frequency of 3.1 MHz.
- 2. During configuration, users select a different master clock frequency.
- 3. The Master Clock frequency changes to the selected frequency once the clock configuration bits are received.
- 4. If the user does not select a master clock frequency, then the configuration bitstream defaults to the MCCLK frequency of 2.5 MHz.

This internal 130 MHz +/- 15% CMOS oscillator is available to the user by routing it as an input clock to the clock tree. For further information on the use of this oscillator for configuration or user mode, please see TN1169, LatticeECP3 sysCONFIG Usage Guide.



#### RSDS25E

The LatticeECP3 devices support differential RSDS and RSDSE standards. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The RSDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.

Figure 3-4. RSDS25E (Reduced Swing Differential Signaling)




Table 3-4. RSDS25E DC Conditions1

#### **Over Recommended Operating Conditions**

Parameter	Description	Typical	Units
V <sub>CCIO</sub>	Output Driver Supply (+/-5%)	2.50	V
Z <sub>OUT</sub>	Driver Impedance	20	Ω
R <sub>S</sub>	Driver Series Resistor (+/-1%)	294	Ω
R <sub>P</sub>	Driver Parallel Resistor (+/-1%)	121	Ω
R <sub>T</sub>	Receiver Termination (+/-1%)	100	Ω
V <sub>OH</sub>	Output High Voltage	1.35	V
V <sub>OL</sub>	Output Low Voltage	1.15	V
V <sub>OD</sub>	Output Differential Voltage	0.20	V
$V_{CM}$	Output Common Mode Voltage	1.25	V
Z <sub>BACK</sub>	Back Impedance	101.5	Ω
I <sub>DC</sub>	DC Output Current	3.66	mA

<sup>1.</sup> For input buffer, see LVDS table.



#### Register-to-Register Performance<sup>1, 2, 3</sup>

Function	–8 Timing	Units
18x18 Multiply/Accumulate (Input & Output Registers)	200	MHz
18x18 Multiply-Add/Sub (All Registers)	400	MHz

- 1. These timing numbers were generated using ispLEVER tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.
- 2. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Diamond or ispLEVER software.
- 3. For details on -9 speed grade devices, please contact your Lattice Sales Representative.

#### **Derating Timing Tables**

Logic timing provided in the following sections of this data sheet and the Diamond and ispLEVER design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Diamond and ispLEVER design tools can provide logic timing numbers at a particular temperature and voltage.




Figure 3-6. Generic DDRX1/DDRX2 (With Clock and Data Edges Aligned)

# CLK Data (TDAT, TCTL) Data (TDAT, TCTL) Tolagodr Tolagodr

**Transmit Parameters** 

# RDTCLK Data (RDAT, RCTL) t<sub>DVACLKGDDR</sub> t<sub>DVECLKGDDR</sub>

Figure 3-7. DDR/DDR2/DDR3 Parameters





# LatticeECP3 Internal Switching Characteristics<sup>1, 2, 5</sup>

#### **Over Recommended Commercial Operating Conditions**

		_	8	_	7	-6		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units.
PFU/PFF Logi	c Mode Timing			ı		l		l
t <sub>LUT4_PFU</sub>	LUT4 delay (A to D inputs to F output)	_	0.147	_	0.163	_	0.179	ns
t <sub>LUT6_PFU</sub>	LUT6 delay (A to D inputs to OFX output)	_	0.281	_	0.335	_	0.379	ns
t <sub>LSR_PFU</sub>	Set/Reset to output of PFU (Asynchronous)	_	0.593	_	0.674	_	0.756	ns
	Asynchronous Set/Reset recovery time for		0.298		0.345		0.391	no
<sup>T</sup> LSRREC_PFU	PFU Logic		0.290		0.345		0.391	ns
t <sub>SUM_PFU</sub>	Clock to Mux (M0,M1) Input Setup Time	0.134	_	0.144	_	0.153		ns
t <sub>HM_PFU</sub>	Clock to Mux (M0,M1) Input Hold Time	-0.097	_	-0.103	_	-0.109		ns
t <sub>SUD_PFU</sub>	Clock to D input setup time	0.061	1	0.068	1	0.075		ns
t <sub>HD_PFU</sub>	Clock to D input hold time	0.019		0.013		0.015		ns
t <sub>CK2Q_PFU</sub>	Clock to Q delay, (D-type Register Configuration)	_	0.243	_	0.273		0.303	ns
PFU Dual Port	Memory Mode Timing							
t <sub>CORAM_PFU</sub>	Clock to Output (F Port)	_	0.710	_	0.803	_	0.897	ns
t <sub>SUDATA_PFU</sub>	Data Setup Time	-0.137	_	-0.155	_	-0.174	_	ns
t <sub>HDATA_PFU</sub>	Data Hold Time	0.188	_	0.217	_	0.246	_	ns
t <sub>SUADDR_PFU</sub>	Address Setup Time	-0.227	_	-0.257	_	-0.286	_	ns
t <sub>HADDR_PFU</sub>	Address Hold Time	0.240	_	0.275	_	0.310	_	ns
t <sub>SUWREN_PFU</sub>	Write/Read Enable Setup Time	-0.055	_	-0.055	_	-0.063	_	ns
t <sub>HWREN_PFU</sub>	Write/Read Enable Hold Time	0.059	_	0.059	_	0.071	_	ns
PIC Timing								I.
PIO Input/Out	put Buffer Timing							
t <sub>IN_PIO</sub>	Input Buffer Delay (LVCMOS25)	_	0.423	_	0.466	_	0.508	ns
t <sub>OUT_PIO</sub>	Output Buffer Delay (LVCMOS25)	_	1.241	_	1.301	_	1.361	ns
	t/Output Timing			l				
t <sub>SUI_PIO</sub>	Input Register Setup Time (Data Before Clock)	0.956	_	1.124	_	1.293	_	ns
t <sub>HI PIO</sub>	Input Register Hold Time (Data after Clock)	0.225	_	0.184	_	0.240	_	ns
t <sub>COO_PIO</sub>	Output Register Clock to Output Delay <sup>4</sup>	-	1.09	-	1.16	-	1.23	ns
t <sub>SUCE_PIO</sub>	Input Register Clock Enable Setup Time	0.220	_	0.185	_	0.150	_	ns
t <sub>HCE_PIO</sub>	Input Register Clock Enable Hold Time	-0.085	_	-0.072	_	-0.058	_	ns
t <sub>SULSR PIO</sub>	Set/Reset Setup Time	0.117	_	0.103	_	0.088	_	ns
t <sub>HLSR_PIO</sub>	Set/Reset Hold Time	-0.107	_	-0.094	_	-0.081	_	ns
EBR Timing				ı				I
t <sub>CO_EBR</sub>	Clock (Read) to output from Address or Data	_	2.78	_	2.89	_	2.99	ns
t <sub>COO_EBR</sub>	Clock (Write) to output from EBR output Register	_	0.31	_	0.32	_	0.33	ns
t <sub>SUDATA_EBR</sub>	Setup Data to EBR Memory	-0.218	_	-0.227	_	-0.237	_	ns
t <sub>HDATA_EBR</sub>	Hold Data to EBR Memory	0.249	_	0.257	_	0.265	_	ns
t <sub>SUADDR_EBR</sub>	Setup Address to EBR Memory	-0.071	_	-0.070	_	-0.068	_	ns
t <sub>HADDR_EBR</sub>	Hold Address to EBR Memory	0.118	_	0.098	_	0.077		ns
	Setup Write/Read Enable to EBR Memory	-0.107	_	-0.106		-0.106		



# LatticeECP3 Maximum I/O Buffer Speed (Continued)<sup>1, 2, 3, 4, 5, 6</sup>

#### **Over Recommended Operating Conditions**

Buffer	Description	Max.	Units
PCI33	PCI, V <sub>CCIO</sub> = 3.3 V	66	MHz

- 1. These maximum speeds are characterized but not tested on every device.
- 2. Maximum I/O speed for differential output standards emulated with resistors depends on the layout.
- 3. LVCMOS timing is measured with the load specified in the Switching Test Conditions table of this document.
- 4. All speeds are measured at fast slew.
- 5. Actual system operation may vary depending on user logic implementation.
- 6. Maximum data rate equals 2 times the clock rate when utilizing DDR.



#### **SERDES High Speed Data Receiver**

Table 3-9. Serial Input Data Specifications

Symbol	Description		Min.	Тур.	Max.	Units
		3.125 G	_	_	136	
		2.5 G	_	_	144	
RX-CID <sub>S</sub>	Stream of nontransitions <sup>1</sup>	1.485 G	_	_	160	Bits
nx-cibs	(CID = Consecutive Identical Digits) @ 10 <sup>-12</sup> BER		_	_	204	Dita
			_	_	228	
		150 M	_	_	296	
V <sub>RX-DIFF-S</sub>	Differential input sensitivity		150	_	1760	mV, p-p
$V_{RX-IN}$	Input levels		0	_	V <sub>CCA</sub> +0.5 <sup>4</sup>	V
V <sub>RX-CM-DC</sub>	Input common mode range (DC coupled)		0.6	_	$V_{CCA}$	V
V <sub>RX-CM-AC</sub>	Input common mode range (AC coupled) <sup>3</sup>		0.1	_	V <sub>CCA</sub> +0.2	V
T <sub>RX-RELOCK</sub>	SCDR re-lock time <sup>2</sup>		_	1000	_	Bits
Z <sub>RX-TERM</sub>	Input termination 50/75 Ohm/High Z		-20%	50/75/HiZ	+20%	Ohms
RL <sub>RX-RL</sub>	Return loss (without package)		10	_	_	dB

<sup>1.</sup> This is the number of bits allowed without a transition on the incoming data stream when using DC coupling.

#### **Input Data Jitter Tolerance**

A receiver's ability to tolerate incoming signal jitter is very dependent on jitter type. High speed serial interface standards have recognized the dependency on jitter type and have specifications to indicate tolerance levels for different jitter types as they relate to specific protocols. Sinusoidal jitter is considered to be a worst case jitter type.

Table 3-10. Receiver Total Jitter Tolerance Specification

Description	Frequency	Condition	Min.	Тур.	Max.	Units
Deterministic		600 mV differential eye	_	_	0.47	UI, p-p
Random	3.125 Gbps	600 mV differential eye	_	_	0.18	UI, p-p
Total		600 mV differential eye	_	_	0.65	UI, p-p
Deterministic		600 mV differential eye	_	_	0.47	UI, p-p
Random	2.5 Gbps	600 mV differential eye	_	_	0.18	UI, p-p
Total		600 mV differential eye	_	_	0.65	UI, p-p
Deterministic		600 mV differential eye	_	_	0.47	UI, p-p
Random	1.25 Gbps	600 mV differential eye	_	_	0.18	UI, p-p
Total	7	600 mV differential eye	_	_	0.65	UI, p-p
Deterministic		600 mV differential eye	_	_	0.47	UI, p-p
Random	622 Mbps	600 mV differential eye	_	_	0.18	UI, p-p
Total	7	600 mV differential eye	_	_	0.65	UI, p-p

Note: Values are measured with CJPAT, all channels operating, FPGA Logic active, I/Os around SERDES pins quiet, voltages are nominal, room temperature.

<sup>2.</sup> This is the typical number of bit times to re-lock to a new phase or frequency within +/- 300 ppm, assuming 8b10b encoded data.

<sup>3.</sup> AC coupling is used to interface to LVPECL and LVDS. LVDS interfaces are found in laser drivers and Fibre Channel equipment. LVDS interfaces are generally found in 622 Mbps SERDES devices.

<sup>4.</sup> Up to 1.76 V.



Figure 3-14. Jitter Transfer – 3.125 Gbps





Figure 3-15. Jitter Transfer – 2.5 Gbps





# Serial Rapid I/O Type 2/CPRI LV E.24 Electrical and Timing Characteristics AC and DC Characteristics

#### Table 3-15. Transmit

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Units
T <sub>RF</sub> <sup>1</sup>	Differential rise/fall time	20%-80%		80	_	ps
Z <sub>TX_DIFF_DC</sub>	Differential impedance		80	100	120	Ohms
J <sub>TX_DDJ</sub> <sup>3, 4, 5</sup>	Output data deterministic jitter		_	_	0.17	UI
J <sub>TX_TJ</sub> <sup>2, 3, 4, 5</sup>	Total output data jitter		_	_	0.35	UI

- 1. Rise and Fall times measured with board trace, connector and approximately 2.5pf load.
- 2. Total jitter includes both deterministic jitter and random jitter. The random jitter is the total jitter minus the actual deterministic jitter.
- 3. Jitter values are measured with each CML output AC coupled into a 50-Ohm impedance (100-Ohm differential impedance).
- 4. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.
- 5. Values are measured at 2.5 Gbps.

#### Table 3-16. Receive and Jitter Tolerance

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Units
RL <sub>RX_DIFF</sub>	Differential return loss	From 100 MHz to 2.5 GHz	10	_	_	dB
RL <sub>RX_CM</sub>	Common mode return loss	From 100 MHz to 2.5 GHz	6	_	_	dB
Z <sub>RX_DIFF</sub>	Differential termination resistance		80	100	120	Ohms
J <sub>RX_DJ</sub> <sup>2, 3, 4, 5</sup>	Deterministic jitter tolerance (peak-to-peak)		_	_	0.37	UI
J <sub>RX_RJ</sub> <sup>2, 3, 4, 5</sup>	Random jitter tolerance (peak-to-peak)		_	_	0.18	UI
J <sub>RX_SJ</sub> <sup>2, 3, 4, 5</sup>	Sinusoidal jitter tolerance (peak-to-peak)		_	_	0.10	UI
J <sub>RX_TJ</sub> <sup>1, 2, 3, 4, 5</sup>	Total jitter tolerance (peak-to-peak)		_	_	0.65	UI
T <sub>RX_EYE</sub>	Receiver eye opening		0.35	_	_	UI


- 1. Total jitter includes deterministic jitter, random jitter and sinusoidal jitter. The sinusoidal jitter tolerance mask is shown in Figure 3-18.
- 2. Jitter values are measured with each high-speed input AC coupled into a 50-Ohm impedance.
- 3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.
- 4. Jitter tolerance, Differential Input Sensitivity and Receiver Eye Opening parameters are characterized when Full Rx Equalization is enabled.
- 5. Values are measured at 2.5 Gbps.



## **Switching Test Conditions**

Figure 3-33 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-23.

Figure 3-33. Output Test Load, LVTTL and LVCMOS Standards



\*CL Includes Test Fixture and Probe Capacitance

Table 3-23. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R <sub>1</sub>	R <sub>2</sub>	CL	Timing Ref.	V <sub>T</sub>
				LVCMOS 3.3 = 1.5V	_
		∞		LVCMOS 2.5 = V <sub>CCIO</sub> /2	_
LVTTL and other LVCMOS settings (L -> H, H -> L)	$\infty$		0 pF	LVCMOS 1.8 = V <sub>CCIO</sub> /2	_
				LVCMOS 1.5 = V <sub>CCIO</sub> /2	_
				LVCMOS 1.2 = V <sub>CCIO</sub> /2	_
LVCMOS 2.5 I/O (Z -> H)	$\infty$	1ΜΩ	0 pF	V <sub>CCIO</sub> /2	_
LVCMOS 2.5 I/O (Z -> L)	1 ΜΩ	$\infty$	0 pF	V <sub>CCIO</sub> /2	V <sub>CCIO</sub>
LVCMOS 2.5 I/O (H -> Z)	$\infty$	100	0 pF	V <sub>OH</sub> - 0.10	_
LVCMOS 2.5 I/O (L -> Z)	100	$\infty$	0 pF	V <sub>OL</sub> + 0.10	V <sub>CCIO</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.



## **Signal Descriptions (Cont.)**

I/O	Description
I/O	DQ input/output pads: T (top), R (right), B (bottom), L (left), DQS, num = ball function number.
I/O	DQ input/output pads: T (top), R (right), B (bottom), L (left), DQ, associated DQS number.
ns)	
I	Test Mode Select input, used to control the 1149.1 state machine. Pull-up is enabled during configuration.
I	Test Clock input pin, used to clock the 1149.1 state machine. No pull-up enabled.
I	Test Data in pin. Used to load data into device using 1149.1 state machine. After power-up, this TAP port can be activated for configuration by sending appropriate command. (Note: once a configuration port is selected it is locked. Another configuration port cannot be selected until the power-up sequence). Pull-up is enabled during configuration.
0	Output pin. Test Data Out pin used to shift data out of a device using 1149.1.
-	Power supply pin for JTAG Test Access Port.
CONFIG	G)
I	Mode pins used to specify configuration mode values latched on rising edge of INITN. During configuration, a pull-up is enabled. These are dedicated pins.
I/O	Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled. It is a dedicated pin.
I	Initiates configuration sequence when asserted low. This pin always has an active pull-up. It is a dedicated pin.
I/O	Open Drain pin. Indicates that the configuration sequence is complete, and the startup sequence is in progress. It is a dedicated pin.
I	Input Configuration Clock for configuring an FPGA in Slave SPI, Serial, and CPU modes. It is a dedicated pin.
I/O	Output Configuration Clock for configuring an FPGA in SPI, SPIm, and Master configuration modes.
0	Parallel configuration mode busy indicator. SPI/SPIm mode data output.
I/O	Parallel configuration mode active-low chip select. Slave SPI chip select. Parallel burst Flash output enable.
	Parallel configuration mode active-low chip select. Slave SPI hold input.
Ι	Write enable for parallel configuration modes.
0	Serial data output. Chip select output. SPI/SPIm mode chip select.
	sysCONFIG Port Data I/O for Parallel mode. Open drain during configuration.
I/O	sysCONFIG Port Data I/O for SPI or SPIm. When using the SPI or SPIm mode, this pin should either be tied high or low, must not be left floating. Open drain during configuration.
I/O	Parallel configuration I/O. Open drain during configuration.
I/O	Parallel configuration I/O. Open drain during configuration.
I/O	Parallel configuration I/O. Slave SPI data input. Open drain during configuration.
I/O	Parallel configuration I/O. Slave SPI data output. Open drain during configuration.
I/O	Parallel configuration I/O. Open drain during configuration.
I/O	Parallel configuration I/O. SPI/SPIm data input. Open drain during configuration.
	I/O



# **Pin Information Summary**

Pin Information Summary		ECP3-17EA			ECP3-35EA			ECP3-70EA		
Pin Type		256 ftBGA	328 csBGA	484 fpBGA	256 ftBGA	484 fpBGA	672 fpBGA	484 fpBGA	672 fpBGA	1156 fpBGA
	Bank 0	26	20	36	26	42	48	42	60	86
	Bank 1	14	10	24	14	36	36	36	48	78
Canaral Durnaga	Bank 2	6	7	12	6	24	24	24	34	36
General Purpose Inputs/Outputs per Bank	Bank 3	18	12	44	16	54	59	54	59	86
	Bank 6	20	11	44	18	63	61	63	67	86
	Bank 7	19	26	32	19	36	42	36	48	54
	Bank 8	24	24	24	24	24	24	24	24	24
	Bank 0	0	0	0	0	0	0	0	0	0
	Bank 1	0	0	0	0	0	0	0	0	0
	Bank 2	2	2	2	2	4	4	4	8	8
General Purpose Inputs per Bank	Bank 3	0	0	0	2	4	4	4	12	12
por bank	Bank 6	0	0	0	2	4	4	4	12	12
	Bank 7	4	4	4	4	4	4	4	8	8
	Bank 8	0	0	0	0	0	0	0	0	0
	Bank 0	0	0	0	0	0	0	0	0	0
	Bank 1	0	0	0	0	0	0	0	0	0
	Bank 2	0	0	0	0	0	0	0	0	0
General Purpose Outputs per Bank	Bank 3	0	0	0	0	0	0	0	0	0
puis per bank	Bank 6	0	0	0	0	0	0	0	0	0
	Bank 7	0	0	0	0	0	0	0	0	0
	Bank 8	0	0	0	0	0	0	0	0	0
Total Single-Ended User I/O		133	116	222	133	295	310	295	380	490
VCC		6	16	16	6	16	32	16	32	32
VCCAUX		4	5	8	4	8	12	8	12	16
VTT		4	7	4	4	4	4	4	4	8
VCCA		4	6	4	4	4	8	4	8	16
VCCPLL		2	2	4	2	4	4	4	4	4
	Bank 0	2	3	2	2	2	4	2	4	4
	Bank 1	2	3	2	2	2	4	2	4	4
	Bank 2	2	2	2	2	2	4	2	4	4
VCCIO	Bank 3	2	3	2	2	2	4	2	4	4
	Bank 6	2	3	2	2	2	4	2	4	4
	Bank 7	2	3	2	2	2	4	2	4	4
	Bank 8	1	2	2	1	2	2	2	2	2
VCCJ		1	1	1	1	1	1	1	1	1
TAP		4	4	4	4	4	4	4	4	4
GND, GNDIO		51	126	98	51	98	139	98	139	233
NC		0	0	73	0	0	96	0	0	238
Reserved <sup>1</sup>		0	0	2	0	2	2	2	2	2
SERDES		26	18	26	26	26	26	26	52	78
Miscellaneous Pins		8	8	8	8	8	8	8	8	8
Total Bonded Pins		256	328	484	256	484	672	484	672	1156



# **Pin Information Summary (Cont.)**

Pin Information Summary			ECP3-17EA		ECP3-35EA			
Pin Type		256 ftBGA	328 csBGA	484 fpBGA	256 ftBGA	484 fpBGA	672 fpBGA	
	Bank 0	13	10	18	13	21	24	
	Bank 1	7	5	12	7	18	18	
E 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Bank 2	2	2	4	1	8	8	
Emulated Differential I/O per Bank	Bank 3	4	2	13	5	20	19	
Darin.	Bank 6	5	1	13	6	22	20	
	Bank 7	6	9	10	6	11	13	
	Bank 8	12	12	12	12	12	12	
	Bank 0	0	0	0	0	0	0	
	Bank 1	0	0	0	0	0	0	
15:4	Bank 2	2	2	3	3	6	6	
Highspeed Differential I/O per Bank	Bank 3	5	4	9	4	9	12	
Darin.	Bank 6	5	4	9	4	11	12	
	Bank 7	5	6	8	5	9	10	
	Bank 8	0	0	0	0	0	0	
	Bank 0	26/13	20/10	36/18	26/13	42/21	48/24	
	Bank 1	14/7	10/5	24/12	14/7	36/18	36/18	
Tatal Oissula Fradad/ Tatal	Bank 2	8/4	9/4	14/7	8/4	28/14	28/14	
Total Single Ended/ Total Differential I/O per Bank	Bank 3	18/9	12/6	44/22	18/9	58/29	63/31	
	Bank 6	20/10	11/5	44/22	20/10	67/33	65/32	
	Bank 7	23/11	30/15	36/18	23/11	40/20	46/23	
	Bank 8	24/12	24/12	24/12	24/12	24/12	24/12	
	Bank 0	2	1	3	2	3	4	
	Bank 1	1	0	2	1	3	3	
	Bank 2	0	0	1	0	2	2	
DDR Groups Bonded per	Bank 3	1	0	3	1	3	4	
Bank <sup>2</sup>	Bank 6	1	0	3	1	4	4	
	Bank 7	1	2	2	1	3	3	
	Configuration Bank 8	0	0	0	0	0	0	
SERDES Quads	1	1	1	1	1	1		

<sup>1.</sup> These pins must remain floating on the board.


<sup>2.</sup> Some DQS groups may not support DQS-12. Refer to the device pinout (.csv) file.



# LatticeECP3 Family Data Sheet Ordering Information

April 2014 Data Sheet DS1021


#### **LatticeECP3 Part Number Description**



<sup>1.</sup> Green = Halogen free and lead free.

## **Ordering Information**

LatticeECP3 devices have top-side markings, for commercial and industrial grades, as shown below:



Note: See PCN 05A-12 for information regarding a change to the top-side mark logo.