# E.J. Lattice Semiconductor Corporation - LFE3-17EA-6FN484C Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	2125
Number of Logic Elements/Cells	17000
Total RAM Bits	716800
Number of I/O	222
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BBGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe3-17ea-6fn484c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### Table 2-5. DLL Signals

Signal	I/O	Description
CLKI	I	Clock input from external pin or routing
CLKFB	I	DLL feed input from DLL output, clock net, routing or external pin
RSTN	I	Active low synchronous reset
ALUHOLD	I	Active high freezes the ALU
UDDCNTL	I	Synchronous enable signal (hold high for two cycles) from routing
CLKOP	0	The primary clock output
CLKOS	0	The secondary clock output with fine delay shift and/or division by 2 or by 4
LOCK	0	Active high phase lock indicator
INCI	I	Incremental indicator from another DLL via CIB.
GRAYI[5:0]	I	Gray-coded digital control bus from another DLL in time reference mode.
DIFF	0	Difference indicator when DCNTL is difference than the internal setting and update is needed.
INCO	0	Incremental indicator to other DLLs via CIB.
GRAYO[5:0]	0	Gray-coded digital control bus to other DLLs via CIB

LatticeECP3 devices have two general DLLs and four Slave Delay lines, two per DLL. The DLLs are in the lowest EBR row and located adjacent to the EBR. Each DLL replaces one EBR block. One Slave Delay line is placed adjacent to the DLL and the duplicate Slave Delay line (in Figure 2-6) for the DLL is placed in the I/O ring between Banks 6 and 7 and Banks 2 and 3.

The outputs from the DLL and Slave Delay lines are fed to the clock distribution network.

For more information, please see TN1178, LatticeECP3 sysCLOCK PLL/DLL Design and Usage Guide.

#### Figure 2-6. Top-Level Block Diagram, High-Speed DLL and Slave Delay Line



\* This signal is not user accessible. It can only be used to feed the slave delay line.



### Figure 2-8. Clock Divider Connections



## **Clock Distribution Network**

LatticeECP3 devices have eight quadrant-based primary clocks and eight secondary clock/control sources. Two high performance edge clocks are available on the top, left, and right edges of the device to support high speed interfaces. These clock sources are selected from external I/Os, the sysCLOCK PLLs, DLLs or routing. These clock sources are fed throughout the chip via a clock distribution system.

### **Primary Clock Sources**

LatticeECP3 devices derive clocks from six primary source types: PLL outputs, DLL outputs, CLKDIV outputs, dedicated clock inputs, routing and SERDES Quads. LatticeECP3 devices have two to ten sysCLOCK PLLs and two DLLs, located on the left and right sides of the device. There are six dedicated clock inputs: two on the top side, two on the left side and two on the right side of the device. Figures 2-9, 2-10 and 2-11 show the primary clock sources for LatticeECP3 devices.

#### Figure 2-9. Primary Clock Sources for LatticeECP3-17



Note: Clock inputs can be configured in differential or single-ended mode.



### Figure 2-10. Primary Clock Sources for LatticeECP3-35



Note: Clock inputs can be configured in differential or single-ended mode.

#### Figure 2-11. Primary Clock Sources for LatticeECP3-70, -95, -150



Note: Clock inputs can be configured in differential or single-ended mode.



### Secondary Clock/Control Sources

LatticeECP3 devices derive eight secondary clock sources (SC0 through SC7) from six dedicated clock input pads and the rest from routing. Figure 2-14 shows the secondary clock sources. All eight secondary clock sources are defined as inputs to a per-region mux SC0-SC7. SC0-SC3 are primary for control signals (CE and/or LSR), and SC4-SC7 are for the clock.

In an actual implementation, there is some overlap to maximize routability. In addition to SC0-SC3, SC7 is also an input to the control signals (LSR or CE). SC0-SC2 are also inputs to clocks along with SC4-SC7.





Note: Clock inputs can be configured in differential or single-ended mode.

## Secondary Clock/Control Routing

Global secondary clock is a secondary clock that is distributed to all regions. The purpose of the secondary clock routing is to distribute the secondary clock sources to the secondary clock regions. Secondary clocks in the LatticeECP3 devices are region-based resources. Certain EBR rows and special vertical routing channels bind the secondary clock regions. This special vertical routing channel aligns with either the left edge of the center DSP slice in the DSP row or the center of the DSP row. Figure 2-15 shows this special vertical routing channel and the 20 secondary clock regions for the LatticeECP3 family of devices. All devices in the LatticeECP3 family have eight secondary clock resources per region (SC0 to SC7). The same secondary clock routing can be used for control signals.



### Figure 2-16. Per Region Secondary Clock Selection



### **Slice Clock Selection**

Figure 2-17 shows the clock selections and Figure 2-18 shows the control selections for Slice0 through Slice2. All the primary clocks and seven secondary clocks are routed to this clock selection mux. Other signals can be used as a clock input to the slices via routing. Slice controls are generated from the secondary clocks/controls or other signals connected via routing.

If none of the signals are selected for both clock and control then the default value of the mux output is 1. Slice 3 does not have any registers; therefore it does not have the clock or control muxes.

#### Figure 2-17. Slice0 through Slice2 Clock Selection



Figure 2-18. Slice0 through Slice2 Control Selection





### Figure 2-20. Sources of Edge Clock (Left and Right Edges)



Figure 2-21. Sources of Edge Clock (Top Edge)



The edge clocks have low injection delay and low skew. They are used to clock the I/O registers and thus are ideal for creating I/O interfaces with a single clock signal and a wide data bus. They are also used for DDR Memory or Generic DDR interfaces.



as, overflow, underflow and convergent rounding, etc.

- Flexible cascading across slices to get larger functions
- RTL Synthesis friendly synchronous reset on all registers, while still supporting asynchronous reset for legacy users
- Dynamic MUX selection to allow Time Division Multiplexing (TDM) of resources for applications that require processor-like flexibility that enables different functions for each clock cycle

For most cases, as shown in Figure 2-24, the LatticeECP3 DSP slice is backwards-compatible with the LatticeECP2<sup>™</sup> sysDSP block, such that, legacy applications can be targeted to the LatticeECP3 sysDSP slice. The functionality of one LatticeECP2 sysDSP Block can be mapped into two adjacent LatticeECP3 sysDSP slices, as shown in Figure 2-25.



Figure 2-24. Simplified sysDSP Slice Block Diagram



## **MULTADDSUB DSP Element**

In this case, the operands AA and AB are multiplied and the result is added/subtracted with the result of the multiplier operation of operands BA and BB. The user can enable the input, output and pipeline registers. Figure 2-29 shows the MULTADDSUB sysDSP element.

### Figure 2-29. MULTADDSUB





## ALU Flags

The sysDSP slice provides a number of flags from the ALU including:

- Equal to zero (EQZ)
- Equal to zero with mask (EQZM)
- Equal to one with mask (EQOM)
- Equal to pattern with mask (EQPAT)
- Equal to bit inverted pattern with mask (EQPATB)
- Accumulator Overflow (OVER)
- Accumulator Underflow (UNDER)
- Either over or under flow supporting LatticeECP2 legacy designs (OVERUNDER)

### **Clock, Clock Enable and Reset Resources**

Global Clock, Clock Enable and Reset signals from routing are available to every sysDSP slice. From four clock sources (CLK0, CLK1, CLK2, and CLK3) one clock is selected for each input register, pipeline register and output register. Similarly Clock Enable (CE) and Reset (RST) are selected at each input register, pipeline register and output register.

## **Resources Available in the LatticeECP3 Family**

Table 2-9 shows the maximum number of multipliers for each member of the LatticeECP3 family. Table 2-10 shows the maximum available EBR RAM Blocks in each LatticeECP3 device. EBR blocks, together with Distributed RAM can be used to store variables locally for fast DSP operations.

Device	DSP Slices	9x9 Multiplier	18x18 Multiplier	36x36 Multiplier
ECP3-17	12	48	24	6
ECP3-35	32	128	64	16
ECP3-70	64	256	128	32
ECP3-95	64	256	128	32
ECP3-150	160	640	320	80

Table 2-9. Maximum Number of DSP Slices in the LatticeECP3 Family

Table 2-10. Embedded SRAM in the LatticeECP3 Family

Device	EBR SRAM Block	Total EBR SRAM (Kbits)
ECP3-17	38	700
ECP3-35	72	1327
ECP3-70	240	4420
ECP3-95	240	4420
ECP3-150	372	6850



## LatticeECP3 Supply Current (Standby)<sup>1, 2, 3, 4, 5, 6</sup>

			Тур	Typical		
Symbol	Parameter	Device	-6L, -7L, -8L	-6, -7, -8	Units	
		ECP-17EA	29.8	49.4	mA	
		Device         Typical           ECP-17EA         29.8         49.4           ECP3-35EA         53.7         89.4           ECP3-70EA         137.3         230.7           ECP3-95EA         137.3         230.7           ECP3-150EA         219.5         370.9           ECP3-150EA         219.5         370.9           ECP3-150EA         219.5         370.9           ECP-17EA         18.3         19.4           ECP3-35EA         19.6         23.1           ECP3-70EA         26.5         32.4           ECP3-95EA         26.5         32.4           ECP3-95EA         26.5         32.4           ECP3-150EA         37.0         45.7           ECP-17EA         0.0         0.0           ECP3-35EA         0.1         0.1           ECP3-35EA         0.1         0.1           ECP3-35EA         0.1         0.1           ECP3-35EA         0.1         0.1           ECP3-35EA         1.3         1.4           ECP3-35EA         1.3         1.4           ECP3-35EA         1.4         1.5           ECP3-150EA         1.4         1.5	89.4	mA		
I <sub>CC</sub>	Core Power Supply Current	ECP3-70EA	137.3	Typical $7L, -8L$ 6, -7, -8 $).8$ $49.4$ $3.7$ $89.4$ $7.3$ $230.7$ $7.3$ $230.7$ $9.5$ $370.9$ $3.3$ $19.4$ $9.6$ $23.1$ $5.5$ $32.4$ $5.5$ $32.4$ $7.0$ $45.7$ $.0$ $0.0$ $.1$ $0.1$ $.1$ $0.1$ $.1$ $0.1$ $.1$ $0.1$ $.1$ $0.1$ $.1$ $0.1$ $.1$ $0.1$ $.1$ $0.1$ $.1$ $0.1$ $.1$ $0.1$ $.1$ $0.1$ $.1$ $0.1$ $.1$ $0.1$ $.1$ $0.1$ $.1$ $0.1$ $.1$ $0.1$ $.1$ $0.1$ $.3$ $1.4$ $.3$ $1.4$ $.4$ $1.5$ $.4$ $1.5$ $.5$ $2.5$ $.1$ $6.1$ $.3$ $18.3$ $.3$ $18.3$ $.4.4$ $24.4$	mA	
		ECP3-95EA	137.3	230.7	mA	
		Device         Typical           ECP-17EA         29.8         49.4           ECP3-35EA         53.7         89.4           ECP3-70EA         137.3         230.7           ECP3-95EA         219.5         370.9           ECP3-150EA         219.5         370.9           ECP3-150EA         219.5         32.4           ECP3-35EA         19.6         23.1           ECP3-95EA         26.5         32.4           ECP3-95EA         26.5         32.4           ECP3-150EA         37.0         45.7           ECP3-150EA         0.1         0.1           ECP3-35EA         1.4         1.5           ECP3-35EA         1.4         1.5           ECP3-150EA         1.4         1.5	370.9	mA		
		ECP-17EA	18.3	19.4	mA	
		ECP3-35EA	19.6	23.1	mA	
I <sub>CCAUX</sub>	Auxiliary Power Supply Current	ECP3-70EA	26.5	Typical           8L         -6, -7, -8           49.4         89.4           230.7         230.7           230.7         370.9           19.4         23.1           32.4         32.4           45.7         0.0           0.1         0.1           0.1         1.4           1.4         1.5           1.5         1.5           1.5         6.1           6.1         18.3           18.3         24.4	mA	
		ECP3-95EA	26.5	32.4	mA	
		ECP3-150EA	37.0	45.7	mA	
		ECP-17EA	0.0	0.0	mA	
ICCPLL		ECP3-35EA	0.1	0.1	mA	
I <sub>CCPLL</sub>	PLL Power Supply Current (Per PLL)	Parameter         Device         -6L, -7L, -8L           Ply Current         ECP-17EA         29.8           ECP3-35EA         53.7           ECP3-70EA         137.3           ECP3-95EA         137.3           ECP3-150EA         219.5           ECP3-150EA         219.5           ECP3-150EA         219.5           ECP3-150EA         219.5           ECP3-150EA         219.5           ECP3-35EA         19.6           ECP3-35EA         19.6           ECP3-35EA         26.5           ECP3-150EA         26.5           ECP3-150EA         26.5           ECP3-150EA         0.1           ECP3-150EA         0.1           ECP3-35EA         0.1           ECP3-35EA         0.1           ECP3-150EA         0.1           ECP3-150EA         0.1           ECP3-150EA         0.1           ECP3-150EA         0.1           ECP3-150EA         1.4           ECP3-35EA         1.3           ECP3-150EA         1.4           ECP3-150EA         1.4           ECP3-35EA         1.4           ECP3-150EA         1.4	0.1	mA		
		ECP3-95EA	0.1	0.1	mA	
		ECP3-150EA	0.1	pical        6, -7, -8         49.4         89.4         230.7         370.9         19.4         23.1         32.4         32.4         45.7         0.0         0.1         0.1         0.1         1.4         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5         1.5         2.5         6.1         6.1         18.3         18.3         24.4	mA	
		ECP-17EA	1.3	1.4	mA	
		ECP3-35EA	1.3	1.4	mA	
I <sub>CCIO</sub>	Bank Power Supply Current (Per Bank)	ECP3-70EA	Typical         Typical $29.8$ $49.4$ mA $29.8$ $49.4$ mA $53.7$ $89.4$ mA $137.3$ $230.7$ mA $18.3$ $19.4$ mA $219.5$ $370.9$ mA $26.5$ $32.4$ mA $26.5$ $32.4$ mA $0.0$ $0.0$ mA $0.1$ $0.1$ mA $0.1$ $0.1$ mA $0.1$ $0.1$ mA $1.3$			
		ECP3-95EA	1.4	1.5	mA	
		ECP3-150EA	1.4	1.5	mA	
I <sub>CCJ</sub>	JTAG Power Supply Current	All Devices	2.5	2.5	mA	
		ECP-17EA	6.1	6.1	mA	
		ECP3-35EA	6.1	6.1	mA	
I <sub>CCA</sub>	Iransmit, Receive, PLL and Reference Clock Buffer Power Supply	ECP3-70EA	18.3	18.3	mA	
		ECP3-95EA	18.3	18.3	mA	
		ECP3-150EA	24.4	24.4	mA	

## **Over Recommended Operating Conditions**

1. For further information on supply current, please see the list of technical documentation at the end of this data sheet.

2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the  $V_{\mbox{CCIO}}$  or GND.

3. Frequency 0 MHz.

4. Pattern represents a "blank" configuration data file.

5.  $T_J = 85$  °C, power supplies at nominal voltage.

6. To determine the LatticeECP3 peak start-up current data, use the Power Calculator tool.



## LatticeECP3 External Switching Characteristics (Continued)<sup>1, 2, 3, 13</sup>

			-	-8	-	-7	-	-6	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>H_DEL</sub>	Clock to Data Hold - PIO Input Register with Input Data Delay	ECP3-150EA	0.0	_	0.0	—	0.0	—	ns
f <sub>MAX_IO</sub>	Clock Frequency of I/O and PFU Register	ECP3-150EA		500		420		375	MHz
t <sub>CO</sub>	Clock to Output - PIO Output Register	ECP3-70EA/95EA	_	3.8	—	4.2	_	4.6	ns
t <sub>SU</sub>	Clock to Data Setup - PIO Input Register	ECP3-70EA/95EA	0.0	—	0.0	_	0.0	—	ns
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	ECP3-70EA/95EA	1.4	—	1.6	—	1.8	—	ns
t <sub>SU_DEL</sub>	Clock to Data Setup - PIO Input Register with Data Input Delay	ECP3-70EA/95EA	1.3	—	1.5	—	1.7	—	ns
t <sub>H_DEL</sub>	Clock to Data Hold - PIO Input Register with Input Data Delay	ECP3-70EA/95EA	0.0	—	0.0	—	0.0	—	ns
f <sub>MAX_IO</sub>	Clock Frequency of I/O and PFU Register	ECP3-70EA/95EA	—	500	—	420	—	375	MHz
t <sub>CO</sub>	Clock to Output - PIO Output Register	ECP3-35EA	—	3.7	_	4.1	—	4.5	ns
t <sub>SU</sub>	Clock to Data Setup - PIO Input Register	ECP3-35EA	0.0	—	0.0	-	0.0	-	ns
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	ECP3-35EA	1.2	_	1.4	—	1.6	—	ns
t <sub>SU_DEL</sub>	Clock to Data Setup - PIO Input Register with Data Input Delay	ECP3-35EA	1.3	—	1.4	—	1.5	—	ns
t <sub>H_DEL</sub>	Clock to Data Hold - PIO Input Register with Input Data Delay	ECP3-35EA	0.0	—	0.0	—	0.0	—	ns
f <sub>MAX_IO</sub>	Clock Frequency of I/O and PFU Register	ECP3-35EA	—	500	—	420	—	375	MHz
t <sub>CO</sub>	Clock to Output - PIO Output Register	ECP3-17EA	—	3.5	—	3.9	—	4.3	ns
t <sub>SU</sub>	Clock to Data Setup - PIO Input Register	ECP3-17EA	0.0	—	0.0	—	0.0	—	ns
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	ECP3-17EA	1.3	_	1.5	—	1.6	—	ns
t <sub>SU_DEL</sub>	Clock to Data Setup - PIO Input Register with Data Input Delay	ECP3-17EA	1.3	—	1.4	—	1.5	—	ns
t <sub>H_DEL</sub>	Clock to Data Hold - PIO Input Register with Input Data Delay	ECP3-17EA	0.0	—	0.0	—	0.0	—	ns
f <sub>MAX_IO</sub>	Clock Frequency of I/O and PFU Register	ECP3-17EA	_	500	_	420	_	375	MHz
General I/O Pin Pa	rameters Using Dedicated Clock	nput Primary Clock w	ith PLL v	vith Cloc	k Injectio	on Remo	val Settir	וg²	
t <sub>COPLL</sub>	Clock to Output - PIO Output Register	ECP3-150EA	_	3.3	—	3.6	—	39	ns
t <sub>SUPLL</sub>	Clock to Data Setup - PIO Input Register	ECP3-150EA	0.7	—	0.8	—	0.9	—	ns
t <sub>HPLL</sub>	Clock to Data Hold - PIO Input Register	ECP3-150EA	0.8	—	0.9	—	1.0	—	ns
t <sub>SU_DELPLL</sub>	Clock to Data Setup - PIO Input Register with Data Input Delay	ECP3-150EA	1.6	—	1.8	—	2.0	—	ns
<sup>t</sup> H_DELPLL	Clock to Data Hold - PIO Input Register with Input Data Delay	ECP3-150EA	—	0.0	—	0.0	—	0.0	ns
t <sub>COPLL</sub>	Clock to Output - PIO Output Register	ECP3-70EA/95EA	_	3.3	_	3.5	_	3.8	ns
t <sub>SUPLL</sub>	Clock to Data Setup - PIO Input Register	ECP3-70EA/95EA	0.7		0.8	_	0.9	_	ns

## Over Recommended Commercial Operating Conditions



### Figure 3-8. Generic DDRX1/DDRX2 (With Clock Center on Data Window)









Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.



## **DLL** Timing

### **Over Recommended Operating Conditions**

Parameter	Description	Condition	Min.	Тур.	Max.	Units
f <sub>REF</sub>	Input reference clock frequency (on-chip or off-chip)		133	—	500	MHz
f <sub>FB</sub>	Feedback clock frequency (on-chip or off-chip)		133	—	500	MHz
f <sub>CLKOP</sub> 1	Output clock frequency, CLKOP		133	—	500	MHz
f <sub>CLKOS</sub> <sup>2</sup>	Output clock frequency, CLKOS		33.3	—	500	MHz
t <sub>PJIT</sub>	Output clock period jitter (clean input)			—	200	ps p-p
	Output clock duty cycle (at 50% levels, 50% duty	Edge Clock	40		60	%
t <sub>DUTY</sub>	off, time reference delay mode)	Primary Clock	30		70	%
	Output clock duty cycle (at 50% levels, arbitrary	Primary Clock < 250 MHz	45		55	%
t <sub>DUTYTRD</sub>	duty cycle input clock, 50% duty cycle circuit	Primary Clock ≥ 250 MHz	30		70	%
	enabled, time reference delay mode)	Edge Clock	50 MHz     45     55       50 MHz     30     70       45     55       50 MHz     40     60       50 MHz     30     70       45     55       50 MHz     30     70       45     55       50 MHz     30     70	%		
	Output clock duty cycle (at 50% levels, arbitrary	Primary Clock < 250 MHz	40		60 70	%
t <sub>DUTYCIR</sub>	duty cycle input clock, 50% duty cycle circuit enabled, clock injection removal mode) with DLL	Primary Clock ≥ 250 MHz	30		70	%
	cascading	Edge Clock	45	45       30       45       40       30       45	55	%
t <sub>SKEW</sub> <sup>3</sup>	Output clock to clock skew between two outputs with the same phase setting		_	—	100	ps
t <sub>PHASE</sub>	Phase error measured at device pads between off-chip reference clock and feedback clocks		_	—	+/-400	ps
t <sub>PWH</sub>	Input clock minimum pulse width high (at 80% level)		550	_	_	ps
t <sub>PWL</sub>	Input clock minimum pulse width low (at 20% level)		550	—	_	ps
t <sub>INSTB</sub>	Input clock period jitter			—	500	ps
t <sub>LOCK</sub>	DLL lock time		8	—	8200	cycles
t <sub>RSWD</sub>	Digital reset minimum pulse width (at 80% level)		3	—	—	ns
t <sub>DEL</sub>	Delay step size		27	45	70	ps
t <sub>RANGE1</sub>	Max. delay setting for single delay block (64 taps)		1.9	3.1	4.4	ns
t <sub>RANGE4</sub>	Max. delay setting for four chained delay blocks		7.6	12.4	17.6	ns

1. CLKOP runs at the same frequency as the input clock.

2. CLKOS minimum frequency is obtained with divide by 4.

3. This is intended to be a "path-matching" design guideline and is not a measurable specification.



## **PCI Express Electrical and Timing Characteristics**

## AC and DC Characteristics

Symbol	Description	<b>Test Conditions</b>	Min	Тур	Max	Units
Transmit <sup>1</sup>						
UI	Unit interval		399.88	400	400.12	ps
V <sub>TX-DIFF_P-P</sub>	Differential peak-to-peak output voltage		0.8	1.0	1.2	V
V <sub>TX-DE-RATIO</sub>	De-emphasis differential output voltage ratio		-3	-3.5	-4	dB
V <sub>TX-CM-AC_P</sub>	RMS AC peak common-mode output voltage		—	_	20	mV
V <sub>TX-RCV-DETECT</sub>	Amount of voltage change allowed dur- ing receiver detection		—	_	600	mV
V <sub>TX-DC-CM</sub>	Tx DC common mode voltage		0		$V_{CCOB} + 5\%$	V
ITX-SHORT	Output short circuit current	V <sub>TX-D+</sub> =0.0 V V <sub>TX-D-</sub> =0.0 V	—	_	90	mA
Z <sub>TX-DIFF-DC</sub>	Differential output impedance		80	100	120	Ohms
RL <sub>TX-DIFF</sub>	Differential return loss		10		—	dB
RL <sub>TX-CM</sub>	Common mode return loss		6.0		—	dB
T <sub>TX-RISE</sub>	Tx output rise time	20 to 80%	0.125		—	UI
T <sub>TX-FALL</sub>	Tx output fall time	20 to 80%	0.125		—	UI
L <sub>TX-SKEW</sub>	Lane-to-lane static output skew for all lanes in port/link		—	_	1.3	ns
T <sub>TX-EYE</sub>	Transmitter eye width		0.75		—	UI
T <sub>TX-EYE-MEDIAN-TO-MAX-JITTER</sub>	Maximum time between jitter median and maximum deviation from median		—	_	0.125	UI
Receive <sup>1, 2</sup>						
UI	Unit Interval		399.88	400	400.12	ps
V <sub>RX-DIFF_P-P</sub>	Differential peak-to-peak input voltage		0.34 <sup>3</sup>	_	1.2	V
V <sub>RX-IDLE-DET-DIFF_P-P</sub>	Idle detect threshold voltage		65	_	340 <sup>3</sup>	mV
V <sub>RX-CM-AC_P</sub>	Receiver common mode voltage for AC coupling		—	_	150	mV
Z <sub>RX-DIFF-DC</sub>	DC differential input impedance		80	100	120	Ohms
Z <sub>RX-DC</sub>	DC input impedance		40	50	60	Ohms
Z <sub>RX-HIGH-IMP-DC</sub>	Power-down DC input impedance		200K	_	—	Ohms
RL <sub>RX-DIFF</sub>	Differential return loss		10		_	dB
RL <sub>RX-CM</sub>	Common mode return loss		6.0	_	—	dB
T <sub>RX-IDLE-DET-DIFF-ENTERTIME</sub>	Maximum time required for receiver to recognize and signal an unexpected idle on link		—		_	ms

1. Values are measured at 2.5 Gbps.

2. Measured with external AC-coupling on the receiver.

3.Not in compliance with PCI Express 1.1 standard.



### Figure 3-19. Test Loads

Test Loads









## LatticeECP3 sysCONFIG Port Timing Specifications

Parameter	Description			Max.	Units
POR, Confi	guration Initialization, and Wakeup				1
	Time from the Application of $V_{CC}$ , $V_{CCAUX}$ or $V_{CCIO8}^{*}$ (Whichever	Master mode		23	ms
t <sub>ICFG</sub>	is the Last to Cross the POR Trip Point) to the Rising Edge of INITN	Slave mode	—	6	ms
t <sub>VMC</sub>	Time from t <sub>ICFG</sub> to the Valid Master MCLK		—	5	μs
t <sub>PRGM</sub>	PROGRAMN Low Time to Start Configuration		25	—	ns
t <sub>PRGMRJ</sub>	PROGRAMN Pin Pulse Rejection		—	10	ns
t <sub>DPPINIT</sub>	Delay Time from PROGRAMN Low to INITN Low	—	37	ns	
t <sub>DPPDONE</sub>	Delay Time from PROGRAMN Low to DONE Low	_	37	ns	
t <sub>DINIT</sub> 1	PROGRAMN High to INITN High Delay		—	1	ms
t <sub>MWC</sub>	Additional Wake Master Clock Signals After DONE Pin is High	100	500	cycles	
t <sub>CZ</sub>	MCLK From Active To Low To High-Z		—	300	ns
t <sub>IODISS</sub>	User I/O Disable from PROGRAMN Low			100	ns
t <sub>IOENSS</sub>	User I/O Enabled Time from CCLK Edge During Wake-up Sequer	ice		100	ns
All Configu	ration Modes				
t <sub>SUCDI</sub>	Data Setup Time to CCLK/MCLK		5	—	ns
t <sub>HCDI</sub>	Data Hold Time to CCLK/MCLK			—	ns
t <sub>CODO</sub>	CCLK/MCLK to DOUT in Flowthrough Mode	-0.2	12	ns	
Slave Seria	l				1
t <sub>SSCH</sub>	CCLK Minimum High Pulse	5	—	ns	
t <sub>SSCL</sub>	CCLK Minimum Low Pulse	5	_	ns	
	Without encryption		_	33	MHz
ICCLK	CCLK Frequency	With encryption		20	MHz
Master and	Slave Parallel	1			
t <sub>SUCS</sub>	CSN[1:0] Setup Time to CCLK/MCLK		7	—	ns
t <sub>HCS</sub>	CSN[1:0] Hold Time to CCLK/MCLK		1	—	ns
t <sub>SUWD</sub>	WRITEN Setup Time to CCLK/MCLK		7	_	ns
t <sub>HWD</sub>	WRITEN Hold Time to CCLK/MCLK		1	_	ns
t <sub>DCB</sub>	CCLK/MCLK to BUSY Delay Time		_	12	ns
t <sub>CORD</sub>	CCLK to Out for Read Data		_	12	ns
t <sub>BSCH</sub>	CCLK Minimum High Pulse		6	_	ns
t <sub>BSCL</sub>	CCLK Minimum Low Pulse		6	_	ns
t <sub>BSCYC</sub>	Byte Slave Cycle Time		30	—	ns
		Without encryption		33	MHz
<sup>†</sup> CCLK	CCLK/MCLK Frequency	With encryption		20	MHz
Master and	Slave SPI			1	1
t <sub>CFGX</sub>	INITN High to MCLK Low			80	ns
t <sub>CSSPI</sub>	INITN High to CSSPIN Low			2	μs
t <sub>SOCDO</sub>	MCLK Low to Output Valid			15	ns
t <sub>CSPID</sub>	CSSPIN[0:1] Low to First MCLK Edge Setup Time		0.3		μs
,		Without encryption		33	MHz
<sup>†</sup> CCLK	CCLK Frequency	With encryption		20	MHz
t <sub>SSCH</sub>	CCLK Minimum High Pulse		5	_	ns

### **Over Recommended Operating Conditions**



## **Switching Test Conditions**

Figure 3-33 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-23.

### Figure 3-33. Output Test Load, LVTTL and LVCMOS Standards



\*CL Includes Test Fixture and Probe Capacitance

Table 3-23. Te	est Fixture Required	Components,	Non-Terminated Interfaces
----------------	----------------------	-------------	---------------------------

Test Condition	R <sub>1</sub>	R <sub>2</sub>	CL	Timing Ref.	V <sub>T</sub>
				LVCMOS 3.3 = 1.5V	
				LVCMOS 2.5 = $V_{CCIO}/2$	
LVTTL and other LVCMOS settings (L -> H, H -> L)	$\infty$	$\infty$	0 pF	LVCMOS 1.8 = V <sub>CCIO</sub> /2	
				LVCMOS 1.5 = $V_{CCIO}/2$	_
				LVCMOS 1.2 = V <sub>CCIO</sub> /2	_
LVCMOS 2.5 I/O (Z -> H)	8	1MΩ	0 pF	V <sub>CCIO</sub> /2	
LVCMOS 2.5 I/O (Z -> L)	1 MΩ	$\infty$	0 pF	V <sub>CCIO</sub> /2	V <sub>CCIO</sub>
LVCMOS 2.5 I/O (H -> Z)	8	100	0 pF	V <sub>OH</sub> - 0.10	
LVCMOS 2.5 I/O (L -> Z)	100	x	0 pF	V <sub>OL</sub> + 0.10	V <sub>CCIO</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.



## sysl/O Differential Electrical Characteristics

## Transition Reduced LVDS (TRLVDS DC Specification)

### **Over Recommended Operating Conditions**

Symbol	Description	Min.	Nom.	Max.	Units
V <sub>CCO</sub>	Driver supply voltage (+/- 5%)	3.14	3.3	3.47	V
V <sub>ID</sub>	Input differential voltage	150	_	1200	mV
V <sub>ICM</sub>	Input common mode voltage	3	_	3.265	V
V <sub>CCO</sub>	Termination supply voltage	3.14	3.3	3.47	V
R <sub>T</sub>	Termination resistance (off-chip)	45	50	55	Ohms

Note: LatticeECP3 only supports the TRLVDS receiver.



### Mini LVDS

### **Over Recommended Operating Conditions**

Parameter Symbol	Description	Min.	Тур.	Max.	Units
Z <sub>O</sub>	Single-ended PCB trace impedance	30	50	75	Ohms
R <sub>T</sub>	Differential termination resistance	50	100	150	Ohms
V <sub>OD</sub>	Output voltage, differential,  V <sub>OP</sub> - V <sub>OM</sub>	300	_	600	mV
V <sub>OS</sub>	Output voltage, common mode, $ V_{OP} + V_{OM} /2$	1	1.2	1.4	V
$\Delta V_{OD}$	Change in V <sub>OD</sub> , between H and L	—	_	50	mV
$\Delta V_{ID}$	Change in V <sub>OS</sub> , between H and L	—	_	50	mV
V <sub>THD</sub>	Input voltage, differential,  V <sub>INP</sub> - V <sub>INM</sub>	200	_	600	mV
V <sub>CM</sub>	Input voltage, common mode, $ V_{INP} + V_{INM} /2$	0.3+(V <sub>THD</sub> /2)	_	2.1-(V <sub>THD</sub> /2)	
T <sub>R</sub> , T <sub>F</sub>	Output rise and fall times, 20% to 80%	—	_	550	ps
T <sub>ODUTY</sub>	Output clock duty cycle	40	—	60	%

Note: Data is for 6 mA differential current drive. Other differential driver current options are available.



Part Number	Voltage	Grade <sup>1</sup>	Power	Package	Pins	Temp.	LUTs (K)
LFE3-150EA-6FN672I	1.2 V	-6	STD	Lead-Free fpBGA	672	IND	149
LFE3-150EA-7FN672I	1.2 V	-7	STD	Lead-Free fpBGA	672	IND	149
LFE3-150EA-8FN672I	1.2 V	-8	STD	Lead-Free fpBGA	672	IND	149
LFE3-150EA-6LFN672I	1.2 V	-6	LOW	Lead-Free fpBGA	672	IND	149
LFE3-150EA-7LFN672I	1.2 V	-7	LOW	Lead-Free fpBGA	672	IND	149
LFE3-150EA-8LFN672I	1.2 V	-8	LOW	Lead-Free fpBGA	672	IND	149
LFE3-150EA-6FN1156I	1.2 V	-6	STD	Lead-Free fpBGA	1156	IND	149
LFE3-150EA-7FN1156I	1.2 V	-7	STD	Lead-Free fpBGA	1156	IND	149
LFE3-150EA-8FN1156I	1.2 V	-8	STD	Lead-Free fpBGA	1156	IND	149
LFE3-150EA-6LFN1156I	1.2 V	-6	LOW	Lead-Free fpBGA	1156	IND	149
LFE3-150EA-7LFN1156I	1.2 V	-7	LOW	Lead-Free fpBGA	1156	IND	149
LFE3-150EA-8LFN1156I	1.2 V	-8	LOW	Lead-Free fpBGA	1156	IND	149

1. For ordering information on -9 speed grade devices, please contact your Lattice Sales Representative.

Part Number	Voltage	Grade	Power	Package	Pins	Temp.	LUTs (K)
LFE3-150EA-6FN672ITW <sup>1</sup>	1.2 V	-6	STD	Lead-Free fpBGA	672	IND	149
LFE3-150EA-7FN672ITW <sup>1</sup>	1.2 V	-7	STD	Lead-Free fpBGA	672	IND	149
LFE3-150EA-8FN672ITW <sup>1</sup>	1.2 V	-8	STD	Lead-Free fpBGA	672	IND	149
LFE3-150EA-6FN1156ITW <sup>1</sup>	1.2 V	-6	STD	Lead-Free fpBGA	1156	IND	149
LFE3-150EA-7FN1156ITW <sup>1</sup>	1.2 V	-7	STD	Lead-Free fpBGA	1156	IND	149
LFE3-150EA-8FN1156ITW <sup>1</sup>	1.2 V	-8	STD	Lead-Free fpBGA	1156	IND	149

1. Specifications for the LFE3-150EA-*sp*FN*pkg*CTW and LFE3-150EA-*sp*FN*pkg*ITW devices, (where *sp* is the speed and *pkg* is the package), are the same as the LFE3-150EA-*sp*FN*pkg*C and LFE3-150EA-*sp*FN*pkg*I devices respectively, except as specified below.

• The CTC (Clock Tolerance Circuit) inside the SERDES hard PCS in the TW device is not functional but it can be bypassed and implemented in soft IP.

• The SERDES XRES pin on the TW device passes CDM testing at 250V.