

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Active  |
|--------------------------------|---|
| Number of LABs/CLBs            | 2125  |
| Number of Logic Elements/Cells | 17000   |
| Total RAM Bits                 | 716800  |
| Number of I/O                  | 116   |
| Number of Gates                | -   |
| Voltage - Supply               | 1.14V ~ 1.26V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 328-LFBGA, CSBGA  |
| Supplier Device Package        | 328-CSBGA (10x10)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe3-17ea-8lmg328i |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Modes of Operation

Each slice has up to four potential modes of operation: Logic, Ripple, RAM and ROM.

#### Logic Mode

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger look-up tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other slices. Note LUT8 requires more than four slices.

#### **Ripple Mode**

Ripple mode supports the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/Down counter with asynchronous clear
- Up/Down counter with preload (sync)
- Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B

Ripple Mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are generated on a per slice basis to allow fast arithmetic functions to be constructed by concatenating Slices.

#### RAM Mode

In this mode, a 16x4-bit distributed single port RAM (SPR) can be constructed using each LUT block in Slice 0 and Slice 1 as a 16x1-bit memory. Slice 2 is used to provide memory address and control signals. A 16x2-bit pseudo dual port RAM (PDPR) memory is created by using one Slice as the read-write port and the other companion slice as the read-only port.

LatticeECP3 devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of slices required to implement different distributed RAM primitives. For more information about using RAM in LatticeECP3 devices, please see TN1179, LatticeECP3 Memory Usage Guide.

#### Table 2-3. Number of Slices Required to Implement Distributed RAM

|                  | SPR 16X4 | PDPR 16X4 |
|------------------|----------|-----------|
| Number of slices | 3        | 3         |

Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM



#### **ROM Mode**

ROM mode uses the LUT logic; hence, Slices 0 through 3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information, please refer to TN1179, LatticeECP3 Memory Usage Guide.

## Routing

There are many resources provided in the LatticeECP3 devices to route signals individually or as busses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The LatticeECP3 family has an enhanced routing architecture that produces a compact design. The Diamond and ispLEVER design software tool suites take the output of the synthesis tool and places and routes the design.

## sysCLOCK PLLs and DLLs

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The devices in the LatticeECP3 family support two to ten full-featured General Purpose PLLs.

## **General Purpose PLL**

The architecture of the PLL is shown in Figure 2-4. A description of the PLL functionality follows.

CLKI is the reference frequency (generated either from the pin or from routing) for the PLL. CLKI feeds into the Input Clock Divider block. The CLKFB is the feedback signal (generated from CLKOP, CLKOS or from a user clock pin/logic). This signal feeds into the Feedback Divider. The Feedback Divider is used to multiply the reference frequency.

Both the input path and feedback signals enter the Phase Frequency Detect Block (PFD) which detects first for the frequency, and then the phase, of the CLKI and CLKFB are the same which then drives the Voltage Controlled Oscillator (VCO) block. In this block the difference between the input path and feedback signals is used to control the frequency and phase of the oscillator. A LOCK signal is generated by the VCO to indicate that the VCO has locked onto the input clock signal. In dynamic mode, the PLL may lose lock after a dynamic delay adjustment and not relock until the t<sub>LOCK</sub> parameter has been satisfied.

The output of the VCO then enters the CLKOP divider. The CLKOP divider allows the VCO to operate at higher frequencies than the clock output (CLKOP), thereby increasing the frequency range. The Phase/Duty Cycle/Duty Trim block adjusts the phase and duty cycle of the CLKOS signal. The phase/duty cycle setting can be pre-programmed or dynamically adjusted. A secondary divider takes the CLKOP or CLKOS signal and uses it to derive lower frequency outputs (CLKOK).

The primary output from the CLKOP divider (CLKOP) along with the outputs from the secondary dividers (CLKOK and CLKOK2) and Phase/Duty select (CLKOS) are fed to the clock distribution network.

The PLL allows two methods for adjusting the phase of signal. The first is referred to as Fine Delay Adjustment. This inserts up to 16 nominal 125 ps delays to be applied to the secondary PLL output. The number of steps may be set statically or from the FPGA logic. The second method is referred to as Coarse Phase Adjustment. This allows the phase of the rising and falling edge of the secondary PLL output to be adjusted in 22.5 degree steps. The number of steps may be set statically or from the FPGA logic.



#### Table 2-5. DLL Signals

| Signal     | I/O | Description   |
|------------|-----|---|
| CLKI       | I   | Clock input from external pin or routing  |
| CLKFB      | I   | DLL feed input from DLL output, clock net, routing or external pin                            |
| RSTN       | I   | Active low synchronous reset  |
| ALUHOLD    | I   | Active high freezes the ALU   |
| UDDCNTL    | I   | Synchronous enable signal (hold high for two cycles) from routing                             |
| CLKOP      | 0   | The primary clock output  |
| CLKOS      | 0   | The secondary clock output with fine delay shift and/or division by 2 or by 4                 |
| LOCK       | 0   | Active high phase lock indicator  |
| INCI       | I   | Incremental indicator from another DLL via CIB.   |
| GRAYI[5:0] | I   | Gray-coded digital control bus from another DLL in time reference mode.                       |
| DIFF       | 0   | Difference indicator when DCNTL is difference than the internal setting and update is needed. |
| INCO       | 0   | Incremental indicator to other DLLs via CIB.  |
| GRAYO[5:0] | 0   | Gray-coded digital control bus to other DLLs via CIB  |

LatticeECP3 devices have two general DLLs and four Slave Delay lines, two per DLL. The DLLs are in the lowest EBR row and located adjacent to the EBR. Each DLL replaces one EBR block. One Slave Delay line is placed adjacent to the DLL and the duplicate Slave Delay line (in Figure 2-6) for the DLL is placed in the I/O ring between Banks 6 and 7 and Banks 2 and 3.

The outputs from the DLL and Slave Delay lines are fed to the clock distribution network.

For more information, please see TN1178, LatticeECP3 sysCLOCK PLL/DLL Design and Usage Guide.

#### Figure 2-6. Top-Level Block Diagram, High-Speed DLL and Slave Delay Line



\* This signal is not user accessible. It can only be used to feed the slave delay line.



#### Figure 2-10. Primary Clock Sources for LatticeECP3-35



Note: Clock inputs can be configured in differential or single-ended mode.

#### Figure 2-11. Primary Clock Sources for LatticeECP3-70, -95, -150



Note: Clock inputs can be configured in differential or single-ended mode.



### Secondary Clock/Control Sources

LatticeECP3 devices derive eight secondary clock sources (SC0 through SC7) from six dedicated clock input pads and the rest from routing. Figure 2-14 shows the secondary clock sources. All eight secondary clock sources are defined as inputs to a per-region mux SC0-SC7. SC0-SC3 are primary for control signals (CE and/or LSR), and SC4-SC7 are for the clock.

In an actual implementation, there is some overlap to maximize routability. In addition to SC0-SC3, SC7 is also an input to the control signals (LSR or CE). SC0-SC2 are also inputs to clocks along with SC4-SC7.





Note: Clock inputs can be configured in differential or single-ended mode.

## Secondary Clock/Control Routing

Global secondary clock is a secondary clock that is distributed to all regions. The purpose of the secondary clock routing is to distribute the secondary clock sources to the secondary clock regions. Secondary clocks in the LatticeECP3 devices are region-based resources. Certain EBR rows and special vertical routing channels bind the secondary clock regions. This special vertical routing channel aligns with either the left edge of the center DSP slice in the DSP row or the center of the DSP row. Figure 2-15 shows this special vertical routing channel and the 20 secondary clock regions for the LatticeECP3 family of devices. All devices in the LatticeECP3 family have eight secondary clock resources per region (SC0 to SC7). The same secondary clock routing can be used for control signals.



#### Figure 2-20. Sources of Edge Clock (Left and Right Edges)



Figure 2-21. Sources of Edge Clock (Top Edge)



The edge clocks have low injection delay and low skew. They are used to clock the I/O registers and thus are ideal for creating I/O interfaces with a single clock signal and a wide data bus. They are also used for DDR Memory or Generic DDR interfaces.



This allows designers to use highly parallel implementations of DSP functions. Designers can optimize DSP performance vs. area by choosing appropriate levels of parallelism. Figure 2-23 compares the fully serial implementation to the mixed parallel and serial implementation.



#### Figure 2-23. Comparison of General DSP and LatticeECP3 Approaches

## LatticeECP3 sysDSP Slice Architecture Features

The LatticeECP3 sysDSP Slice has been significantly enhanced to provide functions needed for advanced processing applications. These enhancements provide improved flexibility and resource utilization.

The LatticeECP3 sysDSP Slice supports many functions that include the following:

- Multiply (one 18 x 36, two 18 x 18 or four 9 x 9 Multiplies per Slice)
- Multiply (36 x 36 by cascading across two sysDSP slices)
- Multiply Accumulate (up to 18 x 36 Multipliers feeding an Accumulator that can have up to 54-bit resolution)
- Two Multiplies feeding one Accumulate per cycle for increased processing with lower latency (two 18 x 18 Multiplies feed into an accumulator that can accumulate up to 52 bits)
- Flexible saturation and rounding options to satisfy a diverse set of applications situations
- Flexible cascading across DSP slices
  - Minimizes fabric use for common DSP and ALU functions
  - Enables implementation of FIR Filter or similar structures using dedicated sysDSP slice resources only
  - Provides matching pipeline registers
  - Can be configured to continue cascading from one row of sysDSP slices to another for longer cascade chains
- Flexible and Powerful Arithmetic Logic Unit (ALU) Supports:
  - Dynamically selectable ALU OPCODE
  - Ternary arithmetic (addition/subtraction of three inputs)
  - Bit-wise two-input logic operations (AND, OR, NAND, NOR, XOR and XNOR)
  - Eight flexible and programmable ALU flags that can be used for multiple pattern detection scenarios, such



## ALU Flags

The sysDSP slice provides a number of flags from the ALU including:

- Equal to zero (EQZ)
- Equal to zero with mask (EQZM)
- Equal to one with mask (EQOM)
- Equal to pattern with mask (EQPAT)
- Equal to bit inverted pattern with mask (EQPATB)
- Accumulator Overflow (OVER)
- Accumulator Underflow (UNDER)
- Either over or under flow supporting LatticeECP2 legacy designs (OVERUNDER)

## **Clock, Clock Enable and Reset Resources**

Global Clock, Clock Enable and Reset signals from routing are available to every sysDSP slice. From four clock sources (CLK0, CLK1, CLK2, and CLK3) one clock is selected for each input register, pipeline register and output register. Similarly Clock Enable (CE) and Reset (RST) are selected at each input register, pipeline register and output register.

## **Resources Available in the LatticeECP3 Family**

Table 2-9 shows the maximum number of multipliers for each member of the LatticeECP3 family. Table 2-10 shows the maximum available EBR RAM Blocks in each LatticeECP3 device. EBR blocks, together with Distributed RAM can be used to store variables locally for fast DSP operations.

| Device   | DSP Slices | 9x9 Multiplier | 18x18 Multiplier | 36x36 Multiplier |
|----------|------------|----------------|------------------|------------------|
| ECP3-17  | 12         | 48             | 24               | 6                |
| ECP3-35  | 32         | 128            | 64               | 16               |
| ECP3-70  | 64         | 256            | 128              | 32               |
| ECP3-95  | 64         | 256            | 128              | 32               |
| ECP3-150 | 160        | 640            | 320              | 80               |

Table 2-9. Maximum Number of DSP Slices in the LatticeECP3 Family

Table 2-10. Embedded SRAM in the LatticeECP3 Family

| Device   | EBR SRAM Block | Total EBR SRAM<br>(Kbits) |
|----------|----------------|---------------------------|
| ECP3-17  | 38             | 700                       |
| ECP3-35  | 72             | 1327                      |
| ECP3-70  | 240            | 4420                      |
| ECP3-95  | 240            | 4420                      |
| ECP3-150 | 372            | 6850                      |



## **Enhanced Configuration Options**

LatticeECP3 devices have enhanced configuration features such as: decryption support, TransFR™ I/O and dualboot image support.

#### 1. TransFR (Transparent Field Reconfiguration)

TransFR I/O (TFR) is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a single ispVM command. TransFR I/O allows I/O states to be frozen during device configuration. This allows the device to be field updated with a minimum of system disruption and downtime. See TN1087, Minimizing System Interruption During Configuration Using TransFR Technology for details.

#### 2. Dual-Boot Image Support

Dual-boot images are supported for applications requiring reliable remote updates of configuration data for the system FPGA. After the system is running with a basic configuration, a new boot image can be downloaded remotely and stored in a separate location in the configuration storage device. Any time after the update the LatticeECP3 can be re-booted from this new configuration file. If there is a problem, such as corrupt data during download or incorrect version number with this new boot image, the LatticeECP3 device can revert back to the original backup golden configuration and try again. This all can be done without power cycling the system. For more information, please see TN1169, LatticeECP3 sysCONFIG Usage Guide.

## Soft Error Detect (SED) Support

LatticeECP3 devices have dedicated logic to perform Cycle Redundancy Code (CRC) checks. During configuration, the configuration data bitstream can be checked with the CRC logic block. In addition, the LatticeECP3 device can also be programmed to utilize a Soft Error Detect (SED) mode that checks for soft errors in configuration SRAM. The SED operation can be run in the background during user mode. If a soft error occurs, during user mode (normal operation) the device can be programmed to generate an error signal.

For further information on SED support, please see TN1184, LatticeECP3 Soft Error Detection (SED) Usage Guide.

#### **External Resistor**

LatticeECP3 devices require a single external, 10 kOhm  $\pm$ 1% value between the XRES pin and ground. Device configuration will not be completed if this resistor is missing. There is no boundary scan register on the external resistor pad.

## **On-Chip Oscillator**

Every LatticeECP3 device has an internal CMOS oscillator which is used to derive a Master Clock (MCCLK) for configuration. The oscillator and the MCCLK run continuously and are available to user logic after configuration is completed. The software default value of the MCCLK is nominally 2.5 MHz. Table 2-16 lists all the available MCCLK frequencies. When a different Master Clock is selected during the design process, the following sequence takes place:

- 1. Device powers up with a nominal Master Clock frequency of 3.1 MHz.
- 2. During configuration, users select a different master clock frequency.
- 3. The Master Clock frequency changes to the selected frequency once the clock configuration bits are received.
- 4. If the user does not select a master clock frequency, then the configuration bitstream defaults to the MCCLK frequency of 2.5 MHz.

This internal 130 MHz +/- 15% CMOS oscillator is available to the user by routing it as an input clock to the clock tree. For further information on the use of this oscillator for configuration or user mode, please see TN1169, LatticeECP3 sysCONFIG Usage Guide.



## sysl/O Single-Ended DC Electrical Characteristics

| Input/Output  |          | V <sub>IL</sub>          | V <sub>II</sub>          | 4        | Voi                   | Vou                     |                                   |                                   |
|---------------|----------|--------------------------|--------------------------|----------|-----------------------|-------------------------|-----------------------------------|-----------------------------------|
| Standard      | Min. (V) | Max. (V)                 | Min. (V)                 | Max. (V) | Max. (V)              | Min. (V)                | l <sub>OL</sub> <sup>1</sup> (mA) | I <sub>OH</sub> <sup>1</sup> (mA) |
| LVCMOS33      | -0.3     | 0.8                      | 2.0                      | 3.6      | 0.4                   | V <sub>CCIO</sub> - 0.4 | 20, 16,<br>12, 8, 4               | -20, -16,<br>-12, -8, -4          |
|               |          |                          |                          |          | 0.2                   | V <sub>CCIO</sub> - 0.2 | 0.1                               | -0.1                              |
| LVCMOS25      | -0.3     | 0.7                      | 1.7                      | 3.6      | 0.4                   | V <sub>CCIO</sub> - 0.4 | 20, 16,<br>12, 8, 4               | -20, -16,<br>-12, -8, -4          |
|               |          |                          |                          |          | 0.2                   | V <sub>CCIO</sub> - 0.2 | 0.1                               | -0.1                              |
| LVCMOS18      | -0.3     | 0.35 V <sub>CCIO</sub>   | 0.65 V <sub>CCIO</sub>   | 3.6      | 0.4                   | V <sub>CCIO</sub> - 0.4 | 16, 12,<br>8, 4                   | -16, -12,<br>-8, -4               |
|               |          |                          |                          |          | 0.2                   | V <sub>CCIO</sub> - 0.2 | 0.1                               | -0.1                              |
|               | -03      | 0.35 Vacua               | 0.65 Vacia               | 36       | 0.4                   | V <sub>CCIO</sub> - 0.4 | 8, 4                              | -8, -4                            |
|               | -0.5     | 0.00 VCCIO               | 0.03 VCCIO               | 5.0      | 0.2                   | V <sub>CCIO</sub> - 0.2 | 0.1                               | -0.1                              |
|               | -0.3     | 0.35 Vaa                 | 0.65 Vaa                 | 3.6      | 0.4                   | V <sub>CCIO</sub> - 0.4 | 6, 2                              | -6, -2                            |
| LVONICOTZ     | -0.0     | 0.00 VCC                 | 0.03 VCC                 | 0.0      | 0.2                   | V <sub>CCIO</sub> - 0.2 | 0.1                               | -0.1                              |
| LVTTL33       | -0.3     | -0.3 0.8                 | 2.0                      | 3.6      | 0.4                   | V <sub>CCIO</sub> - 0.4 | 20, 16,<br>12, 8, 4               | -20, -16,<br>-12, -8, -4          |
|               |          |                          |                          |          | 0.2                   | V <sub>CCIO</sub> - 0.2 | 0.1                               | -0.1                              |
| PCI33         | -0.3     | 0.3 V <sub>CCIO</sub>    | 0.5 V <sub>CCIO</sub>    | 3.6      | 0.1 V <sub>CCIO</sub> | 0.9 V <sub>CCIO</sub>   | 1.5                               | -0.5                              |
| SSTL18_I      | -0.3     | V <sub>REF</sub> - 0.125 | V <sub>REF</sub> + 0.125 | 3.6      | 0.4                   | V <sub>CCIO</sub> - 0.4 | 6.7                               | -6.7                              |
| SSTL18_II     | -0.3     | Vare - 0 125             | V + 0.125                | 3.6      | 0.28                  | V 0 28                  | 8                                 | -8                                |
| (DDR2 Memory) | -0.5     | V <sub>REF</sub> - 0.123 | V <sub>REF</sub> + 0.125 | 5.0      | 0.20                  | V CCIO - 0.20           | 11                                | -11                               |
| SSTI 2 1      | _0.3     | V0 18                    | V \ 0.18                 | 3.6      | 0.54                  | V                       | 7.6                               | -7.6                              |
| 551L2_1       | -0.5     | V <sub>REF</sub> - 0.10  | V <sub>REF</sub> + 0.10  | 5.0      | 0.54                  | V CCIO - 0.02           | 12                                | -12                               |
| SSTL2_II      | _0.3     | V0.18                    | V \ 0.18                 | 3.6      | 0.35                  | V                       | 15.2                              | -15.2                             |
| (DDR Memory)  | -0.5     | V <sub>REF</sub> - 0.10  | V <sub>REF</sub> + 0.10  | 5.0      | 0.00                  | V CCIO - 0.43           | 20                                | -20                               |
| SSTL3_I       | -0.3     | V <sub>REF</sub> - 0.2   | V <sub>REF</sub> + 0.2   | 3.6      | 0.7                   | V <sub>CCIO</sub> - 1.1 | 8                                 | -8                                |
| SSTL3_II      | -0.3     | V <sub>REF</sub> - 0.2   | V <sub>REF</sub> + 0.2   | 3.6      | 0.5                   | V <sub>CCIO</sub> - 0.9 | 16                                | -16                               |
| SSTL15        | 0.2      | V 01                     | V + 0.1                  | 2.6      | 0.2                   | V <sub>CCIO</sub> - 0.3 | 7.5                               | -7.5                              |
| (DDR3 Memory) | -0.3     | V <sub>REF</sub> - 0.1   | V <sub>REF</sub> + 0.1   | 3.0      | 0.5                   | V <sub>CCIO</sub> * 0.8 | 9                                 | -9                                |
|               | _0.3     | V01                      | V 101                    | 3.6      | 0.4                   | V 0 4                   | 4                                 | -4                                |
|               | -0.5     | V <sub>REF</sub> - 0.1   | VREF + 0.1               | 5.0      | 0.4                   | V CCIO - 0.4            | 8                                 | -8                                |
|               | _0.3     | V01                      | V 1 0 1                  | 3.6      | 0.4                   | V04                     | 8                                 | -8                                |
|               | -0.3     | VREF - 0.1               | VREF + 0.1               | 3.0      | 0.4                   | VCCIO - 0.4             | 12                                | -12                               |
| HSTL18_II     | -0.3     | V <sub>REF</sub> - 0.1   | V <sub>REF</sub> + 0.1   | 3.6      | 0.4                   | V <sub>CCIO</sub> - 0.4 | 16                                | -16                               |

1. For electromigration, the average DC current drawn by I/O pads between two consecutive V<sub>CCIO</sub> or GND pad connections, or between the last V<sub>CCIO</sub> or GND in an I/O bank and the end of an I/O bank, as shown in the Logic Signal Connections table (also shown as I/O grouping) shall not exceed n \* 8 mA, where n is the number of I/O pads between the two consecutive bank V<sub>CCIO</sub> or GND connections or between the last V<sub>CCIO</sub> and GND in a bank and the end of a bank. IO Grouping can be found in the Data Sheet Pin Tables, which can also be generated from the Lattice Diamond software.



## LVDS25E

The top and bottom sides of LatticeECP3 devices support LVDS outputs via emulated complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 3-1 is one possible solution for point-to-point signals.





#### Table 3-1. LVDS25E DC Conditions

| Parameter         | Description                      | Typical | Units |
|-------------------|----------------------------------|---------|-------|
| V <sub>CCIO</sub> | Output Driver Supply (+/-5%)     | 2.50    | V     |
| Z <sub>OUT</sub>  | Driver Impedance                 | 20      | Ω     |
| R <sub>S</sub>    | Driver Series Resistor (+/-1%)   | 158     | Ω     |
| R <sub>P</sub>    | Driver Parallel Resistor (+/-1%) | 140     | Ω     |
| R <sub>T</sub>    | Receiver Termination (+/-1%)     | 100     | Ω     |
| V <sub>OH</sub>   | Output High Voltage              | 1.43    | V     |
| V <sub>OL</sub>   | Output Low Voltage               | 1.07    | V     |
| V <sub>OD</sub>   | Output Differential Voltage      | 0.35    | V     |
| V <sub>CM</sub>   | Output Common Mode Voltage       | 1.25    | V     |
| Z <sub>BACK</sub> | Back Impedance                   | 100.5   | Ω     |
| I <sub>DC</sub>   | DC Output Current                | 6.03    | mA    |

## LVCMOS33D

All I/O banks support emulated differential I/O using the LVCMOS33D I/O type. This option, along with the external resistor network, provides the system designer the flexibility to place differential outputs on an I/O bank with 3.3 V V<sub>CCIO</sub>. The default drive current for LVCMOS33D output is 12 mA with the option to change the device strength to 4 mA, 8 mA, 16 mA or 20 mA. Follow the LVCMOS33 specifications for the DC characteristics of the LVCMOS33D.



# LatticeECP3 External Switching Characteristics <sup>1, 2, 3, 13</sup>

|                            |   |                     | -8         |                 | _    | -7 -6 |      |      |       |
|----------------------------|---|---------------------|------------|-----------------|------|-------|------|------|-------|
| Parameter                  | Description   | Device              | Min.       | Max.            | Min. | Max.  | Min. | Max. | Units |
| Clocks                     |   |                     |            |                 |      |       |      |      |       |
| Primary Clock <sup>6</sup> |   |                     |            |                 |      |       |      |      |       |
| f <sub>MAX_PRI</sub>       | Frequency for Primary Clock Tree                                  | ECP3-150EA          | —          | 500             | —    | 420   | —    | 375  | MHz   |
| t <sub>w_PRI</sub>         | Clock Pulse Width for Primary<br>Clock                            | ECP3-150EA          | 0.8        | —               | 0.9  | —     | 1.0  |      | ns    |
| t <sub>SKEW_PRI</sub>      | Primary Clock Skew Within a<br>Device                             | ECP3-150EA          | —          | 300             | _    | 330   | —    | 360  | ps    |
| t <sub>SKEW_PRIB</sub>     | Primary Clock Skew Within a Bank                                  | ECP3-150EA          | —          | 250             |      | 280   | —    | 300  | ps    |
| f <sub>MAX_PRI</sub>       | Frequency for Primary Clock Tree                                  | ECP3-70EA/95EA      | —          | 500             | _    | 420   | —    | 375  | MHz   |
| tw_pri                     | Pulse Width for Primary Clock                                     | ECP3-70EA/95EA      | 0.8        | —               | 0.9  | —     | 1.0  | —    | ns    |
| t <sub>SKEW_PRI</sub>      | Primary Clock Skew Within a<br>Device                             | ECP3-70EA/95EA      | _          | 360             | _    | 370   | _    | 380  | ps    |
| t <sub>SKEW_PRIB</sub>     | Primary Clock Skew Within a Bank                                  | ECP3-70EA/95EA      | —          | 310             | _    | 320   | —    | 330  | ps    |
| f <sub>MAX_PRI</sub>       | Frequency for Primary Clock Tree                                  | ECP3-35EA           | —          | 500             | —    | 420   | —    | 375  | MHz   |
| tw_pri                     | Pulse Width for Primary Clock                                     | ECP3-35EA           | 0.8        | —               | 0.9  | —     | 1.0  | —    | ns    |
| t <sub>SKEW_PRI</sub>      | Primary Clock Skew Within a<br>Device                             | ECP3-35EA           | _          | 300             | _    | 330   | —    | 360  | ps    |
| t <sub>SKEW_PRIB</sub>     | Primary Clock Skew Within a Bank                                  | ECP3-35EA           | —          | 250             | —    | 280   | —    | 300  | ps    |
| f <sub>MAX_PRI</sub>       | Frequency for Primary Clock Tree                                  | ECP3-17EA           | —          | 500             | _    | 420   | —    | 375  | MHz   |
| t <sub>W_PRI</sub>         | Pulse Width for Primary Clock                                     | ECP3-17EA           | 0.8        | —               | 0.9  | —     | 1.0  | _    | ns    |
| t <sub>SKEW_PRI</sub>      | Primary Clock Skew Within a<br>Device                             | ECP3-17EA           | _          | 310             | _    | 340   | —    | 370  | ps    |
| t <sub>SKEW_PRIB</sub>     | Primary Clock Skew Within a Bank                                  | ECP3-17EA           | —          | 220             | _    | 230   | —    | 240  | ps    |
| Edge Clock <sup>6</sup>    |   |                     |            |                 |      |       |      |      |       |
| fMAX_EDGE                  | Frequency for Edge Clock  | ECP3-150EA          | —          | 500             | —    | 420   |      | 375  | MHz   |
| tw_edge                    | Clock Pulse Width for Edge Clock                                  | ECP3-150EA          | 0.9        | —               | 1.0  | —     | 1.2  | _    | ns    |
| tskew_edge_dqs             | Edge Clock Skew Within an Edge of the Device                      | ECP3-150EA          | _          | 200             | _    | 210   | —    | 220  | ps    |
| fMAX_EDGE                  | Frequency for Edge Clock  | ECP3-70EA/95EA      | —          | 500             | _    | 420   | —    | 375  | MHz   |
| tw_edge                    | Clock Pulse Width for Edge Clock                                  | ECP3-70EA/95EA      | 0.9        | —               | 1.0  | —     | 1.2  | —    | ns    |
| tskew_edge_dqs             | Edge Clock Skew Within an Edge of the Device                      | ECP3-70EA/95EA      | _          | 200             | _    | 210   | —    | 220  | ps    |
| fMAX_EDGE                  | Frequency for Edge Clock  | ECP3-35EA           | —          | 500             | —    | 420   | —    | 375  | MHz   |
| tw_edge                    | Clock Pulse Width for Edge Clock                                  | ECP3-35EA           | 0.9        | —               | 1.0  | —     | 1.2  | _    | ns    |
| tskew_edge_dqs             | Edge Clock Skew Within an Edge of the Device                      | ECP3-35EA           | _          | 200             | _    | 210   | —    | 220  | ps    |
| f <sub>MAX_EDGE</sub>      | Frequency for Edge Clock  | ECP3-17EA           | —          | 500             | _    | 420   | —    | 375  | MHz   |
| tw_edge                    | Clock Pulse Width for Edge Clock                                  | ECP3-17EA           | 0.9        | —               | 1.0  | —     | 1.2  | _    | ns    |
| t <sub>SKEW_EDGE_DQS</sub> | Edge Clock Skew Within an Edge of the Device                      | ECP3-17EA           | —          | 200             | _    | 210   | —    | 220  | ps    |
| Generic SDR                |   |                     |            |                 |      |       |      |      |       |
| General I/O Pin Par        | ameters Using Dedicated Clock In                                  | put Primary Clock W | Vithout Pl | LL <sup>2</sup> |      |       |      |      |       |
| t <sub>co</sub>            | Clock to Output - PIO Output<br>Register                          | ECP3-150EA          |            | 3.9             |      | 4.3   | _    | 4.7  | ns    |
| t <sub>SU</sub>            | Clock to Data Setup - PIO Input<br>Register                       | ECP3-150EA          | 0.0        | _               | 0.0  |       | 0.0  | _    | ns    |
| t <sub>H</sub>             | Clock to Data Hold - PIO Input<br>Register                        | ECP3-150EA          | 1.5        | _               | 1.7  | _     | 2.0  |      | ns    |
|                            | Clock to Data Setup - PIO Input<br>Register with Data Input Delay | ECP3-150EA          | 1.3        | _               | 1.5  | _     | 1.7  | _    | ns    |

## **Over Recommended Commercial Operating Conditions**



### Figure 3-8. Generic DDRX1/DDRX2 (With Clock Center on Data Window)





# LatticeECP3 Internal Switching Characteristics<sup>1, 2, 5</sup> (Continued)

|                         |   | -8     |      | -7     |      | -6     |      |        |
|-------------------------|---|--------|------|--------|------|--------|------|--------|
| Parameter               | Description   | Min.   | Max. | Min.   | Max. | Min.   | Max. | Units. |
| t <sub>HWREN_EBR</sub>  | Hold Write/Read Enable to EBR Memory                      | 0.141  |      | 0.145  |      | 0.149  |      | ns     |
| t <sub>SUCE_EBR</sub>   | Clock Enable Setup Time to EBR Output<br>Register         | 0.087  |      | 0.096  |      | 0.104  |      | ns     |
| t <sub>HCE_EBR</sub>    | Clock Enable Hold Time to EBR Output<br>Register          | -0.066 |      | -0.080 |      | -0.094 |      | ns     |
| t <sub>SUBE_EBR</sub>   | Byte Enable Set-Up Time to EBR Output<br>Register         | -0.071 |      | -0.070 |      | -0.068 |      | ns     |
| t <sub>HBE_EBR</sub>    | Byte Enable Hold Time to EBR Output<br>Register           | 0.118  | _    | 0.098  | _    | 0.077  | _    | ns     |
| DSP Block Tin           | ning <sup>3</sup>   |        |      |        |      |        |      |        |
| t <sub>SUI_DSP</sub>    | Input Register Setup Time                                 | 0.32   | _    | 0.36   | _    | 0.39   | _    | ns     |
| t <sub>HI_DSP</sub>     | Input Register Hold Time                                  | -0.17  | _    | -0.19  | _    | -0.21  | _    | ns     |
| t <sub>SUP_DSP</sub>    | Pipeline Register Setup Time                              | 2.23   | _    | 2.30   | _    | 2.37   | _    | ns     |
| t <sub>HP_DSP</sub>     | Pipeline Register Hold Time                               | -1.02  | _    | -1.09  | _    | -1.15  | _    | ns     |
| t <sub>SUO_DSP</sub>    | Output Register Setup Time                                | 3.09   | _    | 3.22   | _    | 3.34   | _    | ns     |
| t <sub>HO_DSP</sub>     | Output Register Hold Time                                 | -1.67  | _    | -1.76  | _    | -1.84  | _    | ns     |
| t <sub>COI_DSP</sub>    | Input Register Clock to Output Time                       | _      | 3.05 | _      | 3.35 | _      | 3.73 | ns     |
| t <sub>COP_DSP</sub>    | Pipeline Register Clock to Output Time                    | _      | 1.30 | _      | 1.47 | _      | 1.64 | ns     |
| t <sub>COO_DSP</sub>    | Output Register Clock to Output Time                      | —      | 0.58 | —      | 0.60 | —      | 0.62 | ns     |
| t <sub>SUOPT_DSP</sub>  | Opcode Register Setup Time                                | 0.31   | _    | 0.35   | _    | 0.39   | _    | ns     |
| t <sub>HOPT_DSP</sub>   | Opcode Register Hold Time                                 | -0.20  | _    | -0.24  |      | -0.27  | _    | ns     |
| t <sub>SUDATA_DSP</sub> | Cascade_data through ALU to Output<br>Register Setup Time | 1.69   |      | 1.94   |      | 2.14   |      | ns     |
| t <sub>HPDATA_DSP</sub> | Cascade_data through ALU to Output<br>Register Hold Time  | -0.58  |      | -0.80  |      | -0.97  |      | ns     |

## **Over Recommended Commercial Operating Conditions**

1. Internal parameters are characterized but not tested on every device.

2. Commercial timing numbers are shown. Industrial timing numbers are typically slower and can be extracted from the Diamond or ispLEVER software.

3. DSP slice is configured in Multiply Add/Sub 18 x 18 mode.

4. The output register is in Flip-flop mode.

5. For details on –9 speed grade devices, please contact your Lattice Sales Representative.



# LatticeECP3 Maximum I/O Buffer Speed <sup>1, 2, 3, 4, 5, 6</sup>

### **Over Recommended Operating Conditions**

| Buffer                                | Description                                    | Max. | Units |
|---------------------------------------|--|------|-------|
| Maximum Input Frequency               |  | ·    |       |
| LVDS25                                | LVDS, $V_{CCIO} = 2.5 V$                       | 400  | MHz   |
| MLVDS25                               | MLVDS, Emulated, V <sub>CCIO</sub> = 2.5 V     | 400  | MHz   |
| BLVDS25                               | BLVDS, Emulated, V <sub>CCIO</sub> = 2.5 V     | 400  | MHz   |
| PPLVDS                                | Point-to-Point LVDS                            | 400  | MHz   |
| TRLVDS                                | Transition-Reduced LVDS                        | 612  | MHz   |
| Mini LVDS                             | Mini LVDS                                      | 400  | MHz   |
| LVPECL33                              | LVPECL, Emulated, V <sub>CCIO</sub> = 3.3 V    | 400  | MHz   |
| HSTL18 (all supported classes)        | HSTL_18 class I, II, V <sub>CCIO</sub> = 1.8 V | 400  | MHz   |
| HSTL15                                | HSTL_15 class I, V <sub>CCIO</sub> = 1.5 V     | 400  | MHz   |
| SSTL33 (all supported classes)        | SSTL_3 class I, II, V <sub>CCIO</sub> = 3.3 V  | 400  | MHz   |
| SSTL25 (all supported classes)        | SSTL_2 class I, II, V <sub>CCIO</sub> = 2.5 V  | 400  | MHz   |
| SSTL18 (all supported classes)        | SSTL_18 class I, II, V <sub>CCIO</sub> = 1.8 V | 400  | MHz   |
| LVTTL33                               | LVTTL, V <sub>CCIO</sub> = 3.3 V               | 166  | MHz   |
| LVCMOS33                              | LVCMOS, V <sub>CCIO</sub> = 3.3 V              | 166  | MHz   |
| LVCMOS25                              | LVCMOS, V <sub>CCIO</sub> = 2.5 V              | 166  | MHz   |
| LVCMOS18                              | LVCMOS, V <sub>CCIO</sub> = 1.8 V              | 166  | MHz   |
| LVCMOS15                              | LVCMOS 1.5, V <sub>CCIO</sub> = 1.5 V          | 166  | MHz   |
| LVCMOS12                              | LVCMOS 1.2, V <sub>CCIO</sub> = 1.2 V          | 166  | MHz   |
| PCI33                                 | PCI, V <sub>CCIO</sub> = 3.3 V                 | 66   | MHz   |
| Maximum Output Frequency              |  |      |       |
| LVDS25E                               | LVDS, Emulated, V <sub>CCIO</sub> = 2.5 V      | 300  | MHz   |
| LVDS25                                | LVDS, $V_{CCIO} = 2.5 V$                       | 612  | MHz   |
| MLVDS25                               | MLVDS, Emulated, V <sub>CCIO</sub> = 2.5 V     | 300  | MHz   |
| RSDS25                                | RSDS, Emulated, V <sub>CCIO</sub> = 2.5 V      | 612  | MHz   |
| BLVDS25                               | BLVDS, Emulated, V <sub>CCIO</sub> = 2.5 V     | 300  | MHz   |
| PPLVDS                                | Point-to-point LVDS                            | 612  | MHz   |
| LVPECL33                              | LVPECL, Emulated, V <sub>CCIO</sub> = 3.3 V    | 612  | MHz   |
| Mini-LVDS                             | Mini LVDS                                      | 612  | MHz   |
| HSTL18 (all supported classes)        | HSTL_18 class I, II, V <sub>CCIO</sub> = 1.8 V | 200  | MHz   |
| HSTL15 (all supported classes)        | HSTL_15 class I, V <sub>CCIO</sub> = 1.5 V     | 200  | MHz   |
| SSTL33 (all supported classes)        | SSTL_3 class I, II, V <sub>CCIO</sub> = 3.3 V  | 233  | MHz   |
| SSTL25 (all supported classes)        | SSTL_2 class I, II, V <sub>CCIO</sub> = 2.5 V  | 233  | MHz   |
| SSTL18 (all supported classes)        | SSTL_18 class I, II, V <sub>CCIO</sub> = 1.8 V | 266  | MHz   |
| LVTTL33                               | LVTTL, V <sub>CCIO</sub> = 3.3 V               | 166  | MHz   |
| LVCMOS33 (For all drives)             | LVCMOS, 3.3 V                                  | 166  | MHz   |
| LVCMOS25 (For all drives)             | LVCMOS, 2.5 V                                  | 166  | MHz   |
| LVCMOS18 (For all drives)             | LVCMOS, 1.8 V                                  | 166  | MHz   |
| LVCMOS15 (For all drives)             | LVCMOS, 1.5 V                                  | 166  | MHz   |
| LVCMOS12 (For all drives except 2 mA) | LVCMOS, V <sub>CCIO</sub> = 1.2 V              | 166  | MHz   |
| LVCMOS12 (2 mA drive)                 | LVCMOS, V <sub>CCIO</sub> = 1.2 V              | 100  | MHz   |



## **Switching Test Conditions**

Figure 3-33 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-23.

### Figure 3-33. Output Test Load, LVTTL and LVCMOS Standards



\*CL Includes Test Fixture and Probe Capacitance

| Table 3-23. Te | est Fixture Required | Components, | Non-Terminated Interfaces |
|----------------|----------------------|-------------|---------------------------|
|----------------|----------------------|-------------|---------------------------|

| Test Condition                                   | R <sub>1</sub> | R <sub>2</sub> | CL   | Timing Ref.                       | V <sub>T</sub>    |
|--|----------------|----------------|------|-----------------------------------|-------------------|
|  |                |                |      | LVCMOS 3.3 = 1.5V                 |                   |
|  |                |                |      | LVCMOS 2.5 = $V_{CCIO}/2$         |                   |
| LVTTL and other LVCMOS settings (L -> H, H -> L) | $\infty$       | 8              | 0 pF | LVCMOS 1.8 = V <sub>CCIO</sub> /2 |                   |
|  |                |                |      | LVCMOS 1.5 = $V_{CCIO}/2$         | _                 |
|  |                |                |      | LVCMOS 1.2 = V <sub>CCIO</sub> /2 | _                 |
| LVCMOS 2.5 I/O (Z -> H)                          | x              | 1MΩ            | 0 pF | V <sub>CCIO</sub> /2              |                   |
| LVCMOS 2.5 I/O (Z -> L)                          | 1 MΩ           | $\infty$       | 0 pF | V <sub>CCIO</sub> /2              | V <sub>CCIO</sub> |
| LVCMOS 2.5 I/O (H -> Z)                          | 8              | 100            | 0 pF | V <sub>OH</sub> - 0.10            |                   |
| LVCMOS 2.5 I/O (L -> Z)                          | 100            | x              | 0 pF | V <sub>OL</sub> + 0.10            | V <sub>CCIO</sub> |

Note: Output test conditions for all other interfaces are determined by the respective standards.



# Pin Information Summary (Cont.)

| Pin Information Sun                        |                         | ECP3-17EA |           | ECP3-35EA |           |           |       |
|--|-------------------------|-----------|-----------|-----------|-----------|-----------|-------|
| Pin Type                                   | 256 ftBGA               | 328 csBGA | 484 fpBGA | 256 ftBGA | 484 fpBGA | 672 fpBGA |       |
|  | Bank 0                  | 13        | 10        | 18        | 13        | 21        | 24    |
|  | Bank 1                  | 7         | 5         | 12        | 7         | 18        | 18    |
|  | Bank 2                  | 2         | 2         | 4         | 1         | 8         | 8     |
| Emulated Differential I/O per              | Bank 3                  | 4         | 2         | 13        | 5         | 20        | 19    |
| Dank                                       | Bank 6                  | 5         | 1         | 13        | 6         | 22        | 20    |
|  | Bank 7                  | 6         | 9         | 10        | 6         | 11        | 13    |
|  | Bank 8                  | 12        | 12        | 12        | 12        | 12        | 12    |
|  | Bank 0                  | 0         | 0         | 0         | 0         | 0         | 0     |
|  | Bank 1                  | 0         | 0         | 0         | 0         | 0         | 0     |
|  | Bank 2                  | 2         | 2         | 3         | 3         | 6         | 6     |
| Highspeed Differential I/O per             | Bank 3                  | 5         | 4         | 9         | 4         | 9         | 12    |
| Dank                                       | Bank 6                  | 5         | 4         | 9         | 4         | 11        | 12    |
|  | Bank 7                  | 5         | 6         | 8         | 5         | 9         | 10    |
|  | Bank 8                  | 0         | 0         | 0         | 0         | 0         | 0     |
|  | Bank 0                  | 26/13     | 20/10     | 36/18     | 26/13     | 42/21     | 48/24 |
|  | Bank 1                  | 14/7      | 10/5      | 24/12     | 14/7      | 36/18     | 36/18 |
|  | Bank 2                  | 8/4       | 9/4       | 14/7      | 8/4       | 28/14     | 28/14 |
| Differential I/O per Bank                  | Bank 3                  | 18/9      | 12/6      | 44/22     | 18/9      | 58/29     | 63/31 |
|  | Bank 6                  | 20/10     | 11/5      | 44/22     | 20/10     | 67/33     | 65/32 |
|  | Bank 7                  | 23/11     | 30/15     | 36/18     | 23/11     | 40/20     | 46/23 |
|  | Bank 8                  | 24/12     | 24/12     | 24/12     | 24/12     | 24/12     | 24/12 |
|  | Bank 0                  | 2         | 1         | 3         | 2         | 3         | 4     |
|  | Bank 1                  | 1         | 0         | 2         | 1         | 3         | 3     |
| DDR Groups Bonded per<br>Bank <sup>2</sup> | Bank 2                  | 0         | 0         | 1         | 0         | 2         | 2     |
|  | Bank 3                  | 1         | 0         | 3         | 1         | 3         | 4     |
|  | Bank 6                  | 1         | 0         | 3         | 1         | 4         | 4     |
|  | Bank 7                  | 1         | 2         | 2         | 1         | 3         | 3     |
|  | Configuration<br>Bank 8 | 0         | 0         | 0         | 0         | 0         | 0     |
| SERDES Quads                               |                         | 1         | 1         | 1         | 1         | 1         | 1     |

These pins must remain floating on the board.
Some DQS groups may not support DQS-12. Refer to the device pinout (.csv) file.



# Pin Information Summary (Cont.)

| Pin Information Summary     |        |              | ECP3-95EA    | ECP3-150EA    |              |               |
|-----------------------------|--------|--------------|--------------|---------------|--------------|---------------|
| Pin Type                    |        | 484<br>fpBGA | 672<br>fpBGA | 1156<br>fpBGA | 672<br>fpBGA | 1156<br>fpBGA |
|                             | Bank 0 | 42           | 60           | 86            | 60           | 94            |
|                             | Bank 1 | 36           | 48           | 78            | 48           | 86            |
|                             | Bank 2 | 24           | 34           | 36            | 34           | 58            |
| General Purpose             | Bank 3 | 54           | 59           | 86            | 59           | 104           |
|                             | Bank 6 | 63           | 67           | 86            | 67           | 104           |
|                             | Bank 7 | 36           | 48           | 54            | 48           | 76            |
|                             | Bank 8 | 24           | 24           | 24            | 24           | 24            |
|                             | Bank 0 | 0            | 0            | 0             | 0            | 0             |
|                             | Bank 1 | 0            | 0            | 0             | 0            | 0             |
|                             | Bank 2 | 4            | 8            | 8             | 8            | 8             |
| General Purpose Inputs per  | Bank 3 | 4            | 12           | 12            | 12           | 12            |
| Dank                        | Bank 6 | 4            | 12           | 12            | 12           | 12            |
|                             | Bank 7 | 4            | 8            | 8             | 8            | 8             |
|                             | Bank 8 | 0            | 0            | 0             | 0            | 0             |
|                             | Bank 0 | 0            | 0            | 0             | 0            | 0             |
|                             | Bank 1 | 0            | 0            | 0             | 0            | 0             |
|                             | Bank 2 | 0            | 0            | 0             | 0            | 0             |
| General Purpose Outputs per | Bank 3 | 0            | 0            | 0             | 0            | 0             |
| Dank                        | Bank 6 | 0            | 0            | 0             | 0            | 0             |
|                             | Bank 7 | 0            | 0            | 0             | 0            | 0             |
|                             | Bank 8 | 0            | 0            | 0             | 0            | 0             |
| Total Single-Ended User I/O |        | 295          | 380          | 490           | 380          | 586           |
| VCC                         |        | 16           | 32           | 32            | 32           | 32            |
| VCCAUX                      |        | 8            | 12           | 16            | 12           | 16            |
| VTT                         |        | 4            | 4            | 8             | 4            | 8             |
| VCCA                        |        | 4            | 8            | 16            | 8            | 16            |
| VCCPLL                      |        | 4            | 4            | 4             | 4            | 4             |
|                             | Bank 0 | 2            | 4            | 4             | 4            | 4             |
|                             | Bank 1 | 2            | 4            | 4             | 4            | 4             |
|                             | Bank 2 | 2            | 4            | 4             | 4            | 4             |
| VCCIO                       | Bank 3 | 2            | 4            | 4             | 4            | 4             |
|                             | Bank 6 | 2            | 4            | 4             | 4            | 4             |
|                             | Bank 7 | 2            | 4            | 4             | 4            | 4             |
|                             | Bank 8 | 2            | 2            | 2             | 2            | 2             |
| VCCJ                        |        | 1            | 1            | 1             | 1            | 1             |
| ТАР                         |        | 4            | 4            | 4             | 4            | 4             |
| GND, GNDIO                  |        | 98           | 139          | 233           | 139          | 233           |
| NC                          |        | 0            | 0            | 238           | 0            | 116           |
| Reserved <sup>1</sup>       |        | 2            | 2            | 2             | 2            | 2             |
| SERDES                      |        | 26           | 52           | 78            | 52           | 104           |
| Miscellaneous Pins          |        | 8            | 8            | 8             | 8            | 8             |
| Total Bonded Pins           |        | 484          | 672          | 1156          | 672          | 1156          |



| Part Number         | Voltage | Grade <sup>1</sup> | Power | Package         | Pins | Temp. | LUTs (K) |
|---------------------|---------|--------------------|-------|-----------------|------|-------|----------|
| LFE3-70EA-6FN484I   | 1.2 V   | -6                 | STD   | Lead-Free fpBGA | 484  | IND   | 67       |
| LFE3-70EA-7FN484I   | 1.2 V   | -7                 | STD   | Lead-Free fpBGA | 484  | IND   | 67       |
| LFE3-70EA-8FN484I   | 1.2 V   | -8                 | STD   | Lead-Free fpBGA | 484  | IND   | 67       |
| LFE3-70EA-6LFN484I  | 1.2 V   | -6                 | LOW   | Lead-Free fpBGA | 484  | IND   | 67       |
| LFE3-70EA-7LFN484I  | 1.2 V   | -7                 | LOW   | Lead-Free fpBGA | 484  | IND   | 67       |
| LFE3-70EA-8LFN484I  | 1.2 V   | -8                 | LOW   | Lead-Free fpBGA | 484  | IND   | 67       |
| LFE3-70EA-6FN672I   | 1.2 V   | -6                 | STD   | Lead-Free fpBGA | 672  | IND   | 67       |
| LFE3-70EA-7FN672I   | 1.2 V   | -7                 | STD   | Lead-Free fpBGA | 672  | IND   | 67       |
| LFE3-70EA-8FN672I   | 1.2 V   | -8                 | STD   | Lead-Free fpBGA | 672  | IND   | 67       |
| LFE3-70EA-6LFN672I  | 1.2 V   | -6                 | LOW   | Lead-Free fpBGA | 672  | IND   | 67       |
| LFE3-70EA-7LFN672I  | 1.2 V   | -7                 | LOW   | Lead-Free fpBGA | 672  | IND   | 67       |
| LFE3-70EA-8LFN672I  | 1.2 V   | -8                 | LOW   | Lead-Free fpBGA | 672  | IND   | 67       |
| LFE3-70EA-6FN1156I  | 1.2 V   | -6                 | STD   | Lead-Free fpBGA | 1156 | IND   | 67       |
| LFE3-70EA-7FN1156I  | 1.2 V   | -7                 | STD   | Lead-Free fpBGA | 1156 | IND   | 67       |
| LFE3-70EA-8FN1156I  | 1.2 V   | -8                 | STD   | Lead-Free fpBGA | 1156 | IND   | 67       |
| LFE3-70EA-6LFN1156I | 1.2 V   | -6                 | LOW   | Lead-Free fpBGA | 1156 | IND   | 67       |
| LFE3-70EA-7LFN1156I | 1.2 V   | -7                 | LOW   | Lead-Free fpBGA | 1156 | IND   | 67       |
| LFE3-70EA-8LFN1156I | 1.2 V   | -8                 | LOW   | Lead-Free fpBGA | 1156 | IND   | 67       |

1. For ordering information on -9 speed grade devices, please contact your Lattice Sales Representative.

| Part Number         | Voltage | Grade <sup>1</sup> | Power | Package         | Pins | Temp. | LUTs (K) |
|---------------------|---------|--------------------|-------|-----------------|------|-------|----------|
| LFE3-95EA-6FN484I   | 1.2 V   | -6                 | STD   | Lead-Free fpBGA | 484  | IND   | 92       |
| LFE3-95EA-7FN484I   | 1.2 V   | -7                 | STD   | Lead-Free fpBGA | 484  | IND   | 92       |
| LFE3-95EA-8FN484I   | 1.2 V   | -8                 | STD   | Lead-Free fpBGA | 484  | IND   | 92       |
| LFE3-95EA-6LFN484I  | 1.2 V   | -6                 | LOW   | Lead-Free fpBGA | 484  | IND   | 92       |
| LFE3-95EA-7LFN484I  | 1.2 V   | -7                 | LOW   | Lead-Free fpBGA | 484  | IND   | 92       |
| LFE3-95EA-8LFN484I  | 1.2 V   | -8                 | LOW   | Lead-Free fpBGA | 484  | IND   | 92       |
| LFE3-95EA-6FN672I   | 1.2 V   | -6                 | STD   | Lead-Free fpBGA | 672  | IND   | 92       |
| LFE3-95EA-7FN672I   | 1.2 V   | -7                 | STD   | Lead-Free fpBGA | 672  | IND   | 92       |
| LFE3-95EA-8FN672I   | 1.2 V   | -8                 | STD   | Lead-Free fpBGA | 672  | IND   | 92       |
| LFE3-95EA-6LFN672I  | 1.2 V   | -6                 | LOW   | Lead-Free fpBGA | 672  | IND   | 92       |
| LFE3-95EA-7LFN672I  | 1.2 V   | -7                 | LOW   | Lead-Free fpBGA | 672  | IND   | 92       |
| LFE3-95EA-8LFN672I  | 1.2 V   | -8                 | LOW   | Lead-Free fpBGA | 672  | IND   | 92       |
| LFE3-95EA-6FN1156I  | 1.2 V   | -6                 | STD   | Lead-Free fpBGA | 1156 | IND   | 92       |
| LFE3-95EA-7FN1156I  | 1.2 V   | -7                 | STD   | Lead-Free fpBGA | 1156 | IND   | 92       |
| LFE3-95EA-8FN1156I  | 1.2 V   | -8                 | STD   | Lead-Free fpBGA | 1156 | IND   | 92       |
| LFE3-95EA-6LFN1156I | 1.2 V   | -6                 | LOW   | Lead-Free fpBGA | 1156 | IND   | 92       |
| LFE3-95EA-7LFN1156I | 1.2 V   | -7                 | LOW   | Lead-Free fpBGA | 1156 | IND   | 92       |
| LFE3-95EA-8LFN1156I | 1.2 V   | -8                 | LOW   | Lead-Free fpBGA | 1156 | IND   | 92       |

1. For ordering information on -9 speed grade devices, please contact your Lattice Sales Representative.



| Date          | Version               | Section  | Change Summary  |
|---------------|-----------------------|--|---|
| March 2010    | 010 01.6 Architecture |  | Added Read-Before-Write information.  |
|               |                       | DC and Switching   | Added footnote #6 to Maximum I/O Buffer Speed table.  |
|               |                       | Characteristics  | Corrected minimum operating conditions for input and output differential voltages in the Point-to-Point LVDS table. |
|               |                       | Pinout Information   | Added pin information for the LatticeECP3-70EA and LatticeECP3-<br>95EA devices.                                    |
|               |                       | Ordering Information   | Added ordering part numbers for the LatticeECP3-70EA and LatticeECP3-95EA devices.                                  |
|               |                       |  | Removed dual mark information.  |
| November 2009 | 01.5                  | Introduction   | Updated Embedded SERDES features.   |
|               |                       |  | Added SONET/SDH to Embedded SERDES protocols.   |
|               |                       | Architecture   | Updated Figure 2-4, General Purpose PLL Diagram.  |
|               |                       |  | Updated SONET/SDH to SERDES and PCS protocols.  |
|               |                       |  | Updated Table 2-13, SERDES Standard Support to include SONET/<br>SDH and updated footnote 2.                        |
|               |                       | DC and Switching<br>Characterisitcs  | Added footnote to ESD Performance table.  |
|               |                       |  | Updated SERDES Power Supply Requirements table and footnotes.   |
|               |                       |  | Updated Maximum I/O Buffer Speed table.   |
|               |                       |  | Updated Pin-to-Pin Peformance table.  |
|               |                       |  | Updated sysCLOCK PLL Timing table.  |
|               |                       |  | Updated DLL timing table.   |
|               |                       |  | Updated High-Speed Data Transmitter tables.   |
|               |                       | Updated High-Speed Data Receiver table.  |   |
|               |                       | Updated footnote for Receiver Total Jitter Tolerance Specification table.                      |   |
|               |                       |  | Updated Periodic Receiver Jitter Tolerance Specification table.   |
|               |                       |  | Updated SERDES External Reference Clock Specification table.  |
|               |                       |  | Updated PCI Express Electrical and Timing AC and DC Characteristics.  |
|               |                       | Deleted Reference Clock table for PCI Express Electrical and Timing AC and DC Characteristics. |   |
|               |                       |  | Updated SMPTE AC/DC Characteristics Transmit table.   |
|               |                       |  | Updated Mini LVDS table.  |
|               |                       |  | Updated RSDS table.   |
|               |                       |  | Added Supply Current (Standby) table for EA devices.  |
|               |                       |  | Updated Internal Switching Characteristics table.   |
|               |                       |  | Updated Register-to-Register Performance table.   |
|               |                       |  | Added HDMI Electrical and Timing Characteristics data.  |
|               |                       |  | Updated Family Timing Adders table.   |
|               |                       |  | Updated sysCONFIG Port Timing Specifications table.   |
|               |                       | Updated Recommended Operating Conditions table.  |   |
|               |                       | Updated Hot Socket Specifications table.   |   |
|               |                       | Updated Single-Ended DC table.   |   |
|               |                       |  | Updated TRLVDS table and figure.  |
|               |                       |  | Updated Serial Data Input Specifications table.   |
|               |                       |  | Updated HDMI Transmit and Receive table.  |
|               |                       | Ordering Information   | Added LFE3-150EA "TW" devices and footnotes to the Commercial and Industrial tables.                                |