
Lattice Semiconductor Corporation - <u>LFE3-35EA-6FN672I Datasheet</u>



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details


| Product Status | Active |
|--------------------------------|--|
| Number of LABs/CLBs | 4125 |
| Number of Logic Elements/Cells | 33000 |
| Total RAM Bits | 1358848 |
| Number of I/O | 310 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 672-BBGA |
| Supplier Device Package | 672-FPBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe3-35ea-6fn672i |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2-25. Detailed sysDSP Slice Diagram



Note: A_ALU, B_ALU and C_ALU are internal signals generated by combining bits from AA, AB, BA BB and C inputs. See TN1182, LatticeECP3 sysDSP Usage Guide, for further information.

The LatticeECP2 sysDSP block supports the following basic elements.

- MULT (Multiply)
- MAC (Multiply, Accumulate)
- MULTADDSUB (Multiply, Addition/Subtraction)
- MULTADDSUBSUM (Multiply, Addition/Subtraction, Summation)

Table 2-8 shows the capabilities of each of the LatticeECP3 slices versus the above functions.

 Table 2-8. Maximum Number of Elements in a Slice

| Width of Multiply | x9 | x18 | x36 |
|-------------------|-----------------------|-----|-----|
| MULT | 4 | 2 | 1/2 |
| MAC | 1 | 1 | _ |
| MULTADDSUB | 2 | 1 | _ |
| MULTADDSUBSUM | 1 ¹ | 1/2 | _ |

1. One slice can implement 1/2 9x9 m9x9addsubsum and two m9x9addsubsum with two slices.

Some options are available in the four elements. The input register in all the elements can be directly loaded or can be loaded as a shift register from previous operand registers. By selecting "dynamic operation" the following operations are possible:

- In the Add/Sub option the Accumulator can be switched between addition and subtraction on every cycle.
- The loading of operands can switch between parallel and serial operations.



Two adjacent PIOs can be joined to provide a differential I/O pair (labeled as "T" and "C") as shown in Figure 2-32. The PAD Labels "T" and "C" distinguish the two PIOs. Approximately 50% of the PIO pairs on the left and right edges of the device can be configured as true LVDS outputs. All I/O pairs can operate as LVDS inputs.

Table 2-11. PIO Signal List

| Name | Туре | Description |
|--|----------------------------------|---|
| INDD | Input Data | Register bypassed input. This is not the same port as INCK. |
| IPA, INA, IPB, INB | Input Data | Ports to core for input data |
| OPOSA, ONEGA ¹ , OPOSB, ONEGB ¹ | Output Data | Output signals from core. An exception is the ONEGB port, used for tristate logic at the DQS pad. |
| CE | PIO Control | Clock enables for input and output block flip-flops. |
| SCLK | PIO Control | System Clock (PCLK) for input and output/TS blocks. Connected from clock ISB. |
| LSR | PIO Control | Local Set/Reset |
| ECLK1, ECLK2 | PIO Control | Edge clock sources. Entire PIO selects one of two sources using mux. |
| ECLKDQSR ¹ | Read Control | From DQS_STROBE, shifted strobe for memory interfaces only. |
| DDRCLKPOL ¹ | Read Control | Ensures transfer from DQS domain to SCLK domain. |
| DDRLAT ¹ | Read Control | Used to guarantee INDDRX2 gearing by selectively enabling a D-Flip-Flop in dat- apath. |
| DEL[3:0] | Read Control | Dynamic input delay control bits. |
| INCK | To Clock Distribution and PLL | PIO treated as clock PIO, path to distribute to primary clocks and PLL. |
| TS | Tristate Data | Tristate signal from core (SDR) |
| DQCLK0 ¹ , DQCLK1 ¹ | Write Control | Two clocks edges, 90 degrees out of phase, used in output gearing. |
| DQSW ² | Write Control | Used for output and tristate logic at DQS only. |
| DYNDEL[7:0] | Write Control | Shifting of write clocks for specific DQS group, using 6:0 each step is approxi- mately 25ps, 128 steps. Bit 7 is an invert (timing depends on input frequency). There is also a static control for this 8-bit setting, enabled with a memory cell. |
| DCNTL[6:0] | PIO Control | Original delay code from DDR DLL |
| DATAVALID ¹ | Output Data | Status flag from DATAVALID logic, used to indicate when input data is captured in IOLOGIC and valid to core. |
| READ | For DQS_Strobe | Read signal for DDR memory interface |
| DQSI | For DQS_Strobe | Unshifted DQS strobe from input pad |
| PRMBDET | For DQS_Strobe | DQSI biased to go high when DQSI is tristate, goes to input logic block as well as core logic. |
| GSRN | Control from routing | Global Set/Reset |
| | | |

1. Signals available on left/right/top edges only.

2. Selected PIO.

PIO

The PIO contains four blocks: an input register block, output register block, tristate register block and a control logic block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic.

Input Register Block

The input register blocks for the PIOs, in the left, right and top edges, contain delay elements and registers that can be used to condition high-speed interface signals, such as DDR memory interfaces and source synchronous interfaces, before they are passed to the device core. Figure 2-33 shows the input register block for the left, right and top edges. The input register block for the bottom edge contains one element to register the input signal and no DDR registers. The following description applies to the input register block for PIOs in the left, right and top edges only.



Input signals are fed from the sysl/O buffer to the input register block (as signal DI). If desired, the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), a clock (INCK) and, in selected blocks, the input to the DQS delay block. If an input delay is desired, designers can select either a fixed delay or a dynamic delay DEL[3:0]. The delay, if selected, reduces input register hold time requirements when using a global clock.

The input block allows three modes of operation. In single data rate (SDR) the data is registered with the system clock by one of the registers in the single data rate sync register block.

In DDR mode, two registers are used to sample the data on the positive and negative edges of the modified DQS (ECLKDQSR) in the DDR Memory mode or ECLK signal when using DDR Generic mode, creating two data streams. Before entering the core, these two data streams are synchronized to the system clock to generate two data streams.

A gearbox function can be implemented in each of the input registers on the left and right sides. The gearbox function takes a double data rate signal applied to PIOA and converts it as four data streams, INA, IPA, INB and IPB. The two data streams from the first set of DDR registers are synchronized to the edge clock and then to the system clock before entering the core. Figure 2-30 provides further information on the use of the gearbox function.

The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred to the system clock domain from the ECLKDQSR (DDR Memory Interface mode) or ECLK (DDR Generic mode). The DDRLAT signal is used to ensure the data transfer from the synchronization registers to the clock transfer and gearbox registers.


The ECLKDQSR, DDRCLKPOL and DDRLAT signals are generated in the DQS Read Control Logic Block. See Figure 2-37 for an overview of the DQS read control logic.

Further discussion about using the DQS strobe in this module is discussed in the DDR Memory section of this data sheet.

Please see TN1180, LatticeECP3 High-Speed I/O Interface for more information on this topic.



Figure 2-37. DQS Local Bus



Polarity Control Logic

In a typical DDR Memory interface design, the phase relationship between the incoming delayed DQS strobe and the internal system clock (during the READ cycle) is unknown. The LatticeECP3 family contains dedicated circuits to transfer data between these domains. A clock polarity selector is used to prevent set-up and hold violations at the domain transfer between DQS (delayed) and the system clock. This changes the edge on which the data is registered in the synchronizing registers in the input register block. This requires evaluation at the start of each READ cycle for the correct clock polarity.

Prior to the READ operation in DDR memories, DQS is in tristate (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit detects the first DQS rising edge after the preamble state. This signal is used to control the polarity of the clock to the synchronizing registers.

DDR3 Memory Support

LatticeECP3 supports the read and write leveling required for DDR3 memory interfaces.

Read leveling is supported by the use of the DDRCLKPOL and the DDRLAT signals generated in the DQS Read Control logic block. These signals dynamically control the capture of the data with respect to the DQS at the input register block.




On-Chip Programmable Termination

The LatticeECP3 supports a variety of programmable on-chip terminations options, including:

- Dynamically switchable Single-Ended Termination with programmable resistor values of 40, 50, or 60 Ohms. External termination to Vtt should be used for DDR2 and DDR3 memory controller implementation.
- Common mode termination of 80, 100, 120 Ohms for differential inputs

Figure 2-39. On-Chip Termination



Programmable resistance (40, 50 and 60 Ohms)
Parallel Single-Ended Input

Differential Input

See Table 2-12 for termination options for input modes.

Table 2-12. On-Chip Termination Options for Input Modes

| IO_TYPE | TERMINATE to VTT ^{1, 2} | DIFFERENTIAL TERMINATION RESISTOR ¹ |
|------------|----------------------------------|--|
| LVDS25 | þ | 80, 100, 120 |
| BLVDS25 | þ | 80, 100, 120 |
| MLVDS | þ | 80, 100, 120 |
| HSTL18_I | 40, 50, 60 | þ |
| HSTL18_II | 40, 50, 60 | þ |
| HSTL18D_I | 40, 50, 60 | þ |
| HSTL18D_II | 40, 50, 60 | þ |
| HSTL15_I | 40, 50, 60 | þ |
| HSTL15D_I | 40, 50, 60 | þ |
| SSTL25_I | 40, 50, 60 | þ |
| SSTL25_II | 40, 50, 60 | þ |
| SSTL25D_I | 40, 50, 60 | þ |
| SSTL25D_II | 40, 50, 60 | þ |
| SSTL18_I | 40, 50, 60 | þ |
| SSTL18_II | 40, 50, 60 | þ |
| SSTL18D_I | 40, 50, 60 | þ |
| SSTL18D_II | 40, 50, 60 | þ |
| SSTL15 | 40, 50, 60 | þ |
| SSTL15D | 40, 50, 60 | |

1. TERMINATE to VTT and DIFFRENTIAL TERMINATION RESISTOR when turned on can only have one setting per bank. Only left and right banks have this feature. Use of TERMINATE to VTT and DIFFRENTIAL TERMINATION RESISTOR are mutually exclusive in

an I/O bank.

On-chip termination tolerance +/- 20%

2. External termination to VTT should be used when implementing DDR2 and DDR3 memory controller.



LatticeECP3 Family Data Sheet DC and Switching Characteristics

April 2014

Data Sheet DS1021

Absolute Maximum Ratings^{1, 2, 3}

| Supply Voltage V_{CC} |
|---|
| Supply Voltage V_{CCAUX} $\ldots \ldots \ldots \ldots -0.5$ V to 3.75 V |
| Supply Voltage V_{CCJ} $\ldots \ldots \ldots \ldots \ldots -0.5$ V to 3.75 V |
| Output Supply Voltage V_{CCIO} –0.5 V to 3.75 V |
| Input or I/O Tristate Voltage Applied $^4.$ –0.5 V to 3.75 V |
| Storage Temperature (Ambient) $\ldots \ldots -65$ V to 150 $^{\circ}\text{C}$ |
| Junction Temperature (T_J) |

^{1.} Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice Thermal Management document is required.

3. All voltages referenced to GND.

4. Overshoot and undershoot of -2 V to (V_{IHMAX} + 2) volts is permitted for a duration of <20 ns.

Recommended Operating Conditions¹

| Symbol | Parameter | Min. | Max. | Units |
|------------------------------------|--|-------|--------|-------|
| V _{CC²} | Core Supply Voltage | 1.14 | 1.26 | V |
| V _{CCAUX} ^{2, 4} | Auxiliary Supply Voltage, Terminating Resistor Switching Power Supply (SERDES) | 3.135 | 3.465 | V |
| V _{CCPLL} | PLL Supply Voltage | 3.135 | 3.465 | V |
| V _{CCIO^{2, 3}} | I/O Driver Supply Voltage | 1.14 | 3.465 | V |
| V _{CCJ²} | Supply Voltage for IEEE 1149.1 Test Access Port | 1.14 | 3.465 | V |
| V_{REF1} and V_{REF2} | Input Reference Voltage | 0.5 | 1.7 | V |
| V _{TT} ⁵ | Termination Voltage | 0.5 | 1.3125 | V |
| t _{јсом} | Junction Temperature, Commercial Operation | 0 | 85 | °C |
| t _{JIND} | Junction Temperature, Industrial Operation | -40 | 100 | °C |
| SERDES External P | ower Supply ⁶ | • | • | |
| | Input Buffer Power Supply (1.2 V) | 1.14 | 1.26 | V |
| V _{CCIB} | Input Buffer Power Supply (1.5 V) | 1.425 | 1.575 | V |
| | Output Buffer Power Supply (1.2 V) | 1.14 | 1.26 | V |
| V _{CCOB} | Output Buffer Power Supply (1.5 V) | 1.425 | 1.575 | V |
| V _{CCA} | Transmit, Receive, PLL and Reference Clock Buffer Power Supply | 1.14 | 1.26 | V |

1. For correct operation, all supplies except V_{REF} and V_{TT} must be held in their valid operation range. This is true independent of feature usage.

If V_{CCIO} or V_{CCJ} is set to 1.2 V, they must be connected to the same power supply as V_{CC.} If V_{CCIO} or V_{CCJ} is set to 3.3 V, they must be connected to the same power supply as V_{CCAUX}.

3. See recommended voltages by I/O standard in subsequent table.

4. V_{CCAUX} ramp rate must not exceed 30 mV/µs during power-up when transitioning between 0 V and 3.3 V.

5. If not used, V_{TT} should be left floating.

6. See TN1176, LatticeECP3 SERDES/PCS Usage Guide for information on board considerations for SERDES power supplies.

^{© 2014} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



LatticeECP3 External Switching Characteristics ^{1, 2, 3, 13}

| | | | - | -8 | • | -7 | 1 | -6 | |
|----------------------------|---|---------------------|-----------|-----------------|------|------------|------|------------|-------|
| Parameter | Description | Device | Min. | -8 Max. | Min. | -7 Max. | Min. | -о Max. | Units |
| Clocks | Description | Device | Min. | wax. | win. | wax. | MIN. | wax. | Units |
| Primary Clock ⁶ | | | | | | | | | |
| | Frequency for Primary Clock Tree | ECP3-150EA | _ | 500 | | 420 | _ | 375 | MHz |
| t _{MAX_PRI} | Clock Pulse Width for Primary | | | 000 | | 420 | | 0/0 | |
| t _{W_PRI} | Clock | ECP3-150EA | 0.8 | — | 0.9 | — | 1.0 | — | ns |
| t _{SKEW_PRI} | Primary Clock Skew Within a Device | ECP3-150EA | - | 300 | — | 330 | — | 360 | ps |
| t _{SKEW_PRIB} | Primary Clock Skew Within a Bank | ECP3-150EA | _ | 250 | — | 280 | — | 300 | ps |
| f _{MAX_PRI} | Frequency for Primary Clock Tree | ECP3-70EA/95EA | - | 500 | — | 420 | - | 375 | MHz |
| t _{W_PRI} | Pulse Width for Primary Clock | ECP3-70EA/95EA | 0.8 | — | 0.9 | — | 1.0 | — | ns |
| t _{SKEW_PRI} | Primary Clock Skew Within a Device | ECP3-70EA/95EA | _ | 360 | _ | 370 | _ | 380 | ps |
| t _{SKEW_PRIB} | Primary Clock Skew Within a Bank | ECP3-70EA/95EA | — | 310 | — | 320 | — | 330 | ps |
| f _{MAX_PRI} | Frequency for Primary Clock Tree | ECP3-35EA | — | 500 | — | 420 | — | 375 | MHz |
| t _{W_PRI} | Pulse Width for Primary Clock | ECP3-35EA | 0.8 | — | 0.9 | | 1.0 | — | ns |
| t _{SKEW_PRI} | Primary Clock Skew Within a Device | ECP3-35EA | - | 300 | — | 330 | _ | 360 | ps |
| t _{SKEW_PRIB} | Primary Clock Skew Within a Bank | ECP3-35EA | _ | 250 | — | 280 | — | 300 | ps |
| f _{MAX_PRI} | Frequency for Primary Clock Tree | ECP3-17EA | _ | 500 | — | 420 | — | 375 | MHz |
| t _{W_PRI} | Pulse Width for Primary Clock | ECP3-17EA | 0.8 | _ | 0.9 | — | 1.0 | — | ns |
| t _{SKEW_PRI} | Primary Clock Skew Within a Device | ECP3-17EA | _ | 310 | — | 340 | — | 370 | ps |
| t _{SKEW_PRIB} | Primary Clock Skew Within a Bank | ECP3-17EA | _ | 220 | — | 230 | — | 240 | ps |
| Edge Clock ⁶ | • | | • | | | • | • | • | |
| f _{MAX_EDGE} | Frequency for Edge Clock | ECP3-150EA | _ | 500 | — | 420 | — | 375 | MHz |
| t _{W_EDGE} | Clock Pulse Width for Edge Clock | ECP3-150EA | 0.9 | — | 1.0 | — | 1.2 | — | ns |
| t _{SKEW_EDGE_DQS} | Edge Clock Skew Within an Edge of the Device | ECP3-150EA | - | 200 | — | 210 | — | 220 | ps |
| f _{MAX_EDGE} | Frequency for Edge Clock | ECP3-70EA/95EA | — | 500 | — | 420 | — | 375 | MHz |
| t _{W_EDGE} | Clock Pulse Width for Edge Clock | ECP3-70EA/95EA | 0.9 | _ | 1.0 | — | 1.2 | — | ns |
| t _{SKEW_EDGE_DQS} | Edge Clock Skew Within an Edge of the Device | ECP3-70EA/95EA | _ | 200 | _ | 210 | — | 220 | ps |
| f _{MAX_EDGE} | Frequency for Edge Clock | ECP3-35EA | _ | 500 | — | 420 | — | 375 | MHz |
| t _{W_EDGE} | Clock Pulse Width for Edge Clock | ECP3-35EA | 0. 9 | — | 1.0 | — | 1.2 | — | ns |
| ^t skew_edge_dqs | Edge Clock Skew Within an Edge of the Device | ECP3-35EA | _ | 200 | — | 210 | — | 220 | ps |
| f _{MAX_EDGE} | Frequency for Edge Clock | ECP3-17EA | — | 500 | — | 420 | — | 375 | MHz |
| t _{W_EDGE} | Clock Pulse Width for Edge Clock | ECP3-17EA | 0. 9 | — | 1.0 | — | 1.2 | — | ns |
| tskew_edge_dqs | Edge Clock Skew Within an Edge of the Device | ECP3-17EA | _ | 200 | _ | 210 | — | 220 | ps |
| Generic SDR | • | | • | • | | • | • | • | · |
| General I/O Pin Pa | arameters Using Dedicated Clock In | put Primary Clock V | Vithout P | LL ² | | | | | |
| t _{CO} | Clock to Output - PIO Output Register | ECP3-150EA | _ | 3.9 | — | 4.3 | — | 4.7 | ns |
| t _{SU} | Clock to Data Setup - PIO Input Register | ECP3-150EA | 0.0 | _ | 0.0 | | 0.0 | _ | ns |
| t _H | Clock to Data Hold - PIO Input Register | ECP3-150EA | 1.5 | _ | 1.7 | | 2.0 | | ns |
| t _{SU_DEL} | Clock to Data Setup - PIO Input Register with Data Input Delay | ECP3-150EA | 1.3 | — | 1.5 | _ | 1.7 | | ns |

Over Recommended Commercial Operating Conditions



LatticeECP3 External Switching Characteristics (Continued)^{1, 2, 3, 13}

| | | | _ | ·8 | _ | -7 | _ | -6 | |
|---|--|--|---|--|---|---|---|---|---|
| Parameter | Description | Device | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| t _{HPLL} | Clock to Data Hold - PIO Input Register | ECP3-70EA/95EA | 0.7 | _ | 0.7 | _ | 0.8 | _ | ns |
| t _{SU_DELPLL} | Clock to Data Setup - PIO Input Register with Data Input Delay | ECP3-70EA/95EA | 1.6 | | 1.8 | | 2.0 | | ns |
| | Clock to Data Hold - PIO Input Register with Input Data Delay | ECP3-70EA/95EA | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{COPLL} | Clock to Output - PIO Output Register | ECP3-35EA | _ | 3.2 | _ | 3.4 | _ | 3.6 | ns |
| t _{SUPLL} | Clock to Data Setup - PIO Input Register | ECP3-35EA | 0.6 | _ | 0.7 | _ | 0.8 | _ | ns |
| t _{HPLL} | Clock to Data Hold - PIO Input Register | ECP3-35EA | 0.3 | _ | 0.3 | _ | 0.4 | _ | ns |
| t _{SU_DELPLL} | Clock to Data Setup - PIO Input Register with Data Input Delay | ECP3-35EA | 1.6 | | 1.7 | | 1.8 | | ns |
| t _{H_DELPLL} | Clock to Data Hold - PIO Input Register with Input Data Delay | ECP3-35EA | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{COPLL} | Clock to Output - PIO Output Register | ECP3-17EA | _ | 3.0 | _ | 3.3 | _ | 3.5 | ns |
| t _{SUPLL} | Clock to Data Setup - PIO Input Register | ECP3-17EA | 0.6 | _ | 0.7 | _ | 0.8 | _ | ns |
| t _{HPLL} | Clock to Data Hold - PIO Input Register | ECP3-17EA | 0.3 | _ | 0.3 | _ | 0.4 | _ | ns |
| t _{SU_DELPLL} | Clock to Data Setup - PIO Input Register with Data Input Delay | ECP3-17EA | 1.6 | _ | 1.7 | _ | 1.8 | _ | ns |
| t _{H_DELPLL} | Clock to Data Hold - PIO Input Register with Input Data Delay | ECP3-17EA | 0.0 | _ | 0.0 | _ | 0.0 | _ | ns |
| Input | Data Setup Before CLK | All ECP3EA Devices | 480 | _ | 480 | _ | 480 | _ | ns |
| | Data Setup Before CLK | All ECP3EA Devices | 480 | _ | 480 | _ | 480 | _ | ps |
| tHOGDDR | Data Hald After OLK | All ECP3EA Devices | 480 | | 400 | | | | |
| | Data Hold After CLK | All ECP3EA Devices | 400 | | 480 | — | 480 | | · · |
| fMAX GDDB | Data Hold After CLK DDRX1 Clock Frequency | All ECP3EA Devices | 400 | 250 | 480 | 250 | 480 | — 250 | ps MHz |
| Clock Input | DDRX1 Clock Frequency Inputs with Clock and Data (>10 Bit | All ECP3EA Devices s Wide) Aligned at Pin | _ | | — | | — | | ps MHz |
| Generic DDRX1 Clock Input | DDRX1 Clock Frequency Inputs with Clock and Data (>10 Bit and Top Sides and Clock Left and | All ECP3EA Devices s Wide) Aligned at Pin Right Sides | _ | (1_RX.S0 | — | Aligned) | — | LLCLKIN | ps MHz Pin for |
| Generic DDRX1 Clock Input | DDRX1 Clock Frequency Inputs with Clock and Data (>10 Bit and Top Sides and Clock Left and Data Setup Before CLK | All ECP3EA Devices s Wide) Aligned at Pin Right Sides All ECP3EA Devices | (GDDR) | | — CLK.PLL. | Aligned) 0.225 | Using P | | ps MHz Pin for |
| Generic DDRX1 Clock Input Data Left, Right, | DDRX1 Clock Frequency Inputs with Clock and Data (>10 Bit and Top Sides and Clock Left and Data Setup Before CLK Data Hold After CLK | All ECP3EA Devices s Wide) Aligned at Pin Right Sides All ECP3EA Devices All ECP3EA Devices | _ | 0.225 | — | Aligned) 0.225 | — | 0.225 | ps MHz Pin for |
| Generic DDRX1 I Clock Input Data Left, Right, ^t DVACLKGDDR ^t DVECLKGDDR f _{MAX_GDDR} | DDRX1 Clock Frequency nputs with Clock and Data (>10 Bit and Top Sides and Clock Left and Data Setup Before CLK Data Hold After CLK DDRX1 Clock Frequency | All ECP3EA Devices s Wide) Aligned at Pin Right Sides All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices | (GDDR) | 0.225 | — CLK.PLL. — 0.775 — | Aligned) 0.225 250 | — Using P — 0.775 — | 0.225 — 250 | ps MHz Pin for UI UI UI |
| Generic DDRX1 I Clock Input Data Left, Right, ^t DVACLKGDDR ^t DVECLKGDDR f _{MAX_GDDR} Generic DDRX1 I Clock Input | DDRX1 Clock Frequency Inputs with Clock and Data (>10 Bit and Top Sides and Clock Left and Data Setup Before CLK Data Hold After CLK DDRX1 Clock Frequency Inputs with Clock and Data (>10 Bit | All ECP3EA Devices s Wide) Aligned at Pin Right Sides All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices s Wide) Aligned at Pin | (GDDR) | 0.225 | — CLK.PLL. — 0.775 — | Aligned) 0.225 250 | — Using P — 0.775 — | 0.225 — 250 | ps MHz Pin for UI UI UI |
| Generic DDRX1 I Clock Input Data Left, Right, ^t DVACLKGDDR ^t DVECLKGDDR f _{MAX_GDDR} Generic DDRX1 I Clock Input | DDRX1 Clock Frequency nputs with Clock and Data (>10 Bit and Top Sides and Clock Left and Data Setup Before CLK Data Hold After CLK DDRX1 Clock Frequency | All ECP3EA Devices s Wide) Aligned at Pin Right Sides All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices s Wide) Aligned at Pin | (GDDR) | 0.225 | — CLK.PLL. — 0.775 — | Aligned) 0.225 250 | — Using P — 0.775 — | 0.225 — 250 | ps MHz Pin for UI UI UI |
| Generic DDRX1 I Clock Input Data Left, Right, ^t DVACLKGDDR ^t DVECLKGDDR fMAX_GDDR Generic DDRX1 I Clock Input | DDRX1 Clock Frequency Inputs with Clock and Data (>10 Bit and Top Sides and Clock Left and Data Setup Before CLK Data Hold After CLK DDRX1 Clock Frequency Inputs with Clock and Data (>10 Bit | All ECP3EA Devices s Wide) Aligned at Pin Right Sides All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices s Wide) Aligned at Pin | (GDDR) | 0.225 | — CLK.PLL. — 0.775 — | Aligned) 0.225 250 | — Using P — 0.775 — | 0.225 — 250 | ps MHz Pin for UI UI UI |
| Generic DDRX1 I Clock Input Data Left, Right, tDVACLKGDDR tDVECLKGDDR fMAX_GDDR Generic DDRX1 I Clock Input Data Left, Right a | DDRX1 Clock Frequency Inputs with Clock and Data (>10 Bit and Top Sides and Clock Left and Data Setup Before CLK Data Hold After CLK DDRX1 Clock Frequency Inputs with Clock and Data (>10 Bit and Top Sides and Clock Left and F | All ECP3EA Devices s Wide) Aligned at Pin Right Sides All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices s Wide) Aligned at Pin Right Sides | (GDDR) | 0.225 — 250 (1_RX.SC | — CLK.PLL. — 0.775 — | Aligned) 0.225 — 250 ned) Usir | — Using P — 0.775 — | 0.225 — 250 CLKIN P | ps MHz Pin for UI UI UI MHz in for |
| Generic DDRX1 I Clock Input Data Left, Right, tDVACLKGDDR tDVECLKGDDR fMAX_GDDR Generic DDRX1 I Clock Input Data Left, Right a tDVACLKGDDR | DDRX1 Clock Frequency Inputs with Clock and Data (>10 Bit and Top Sides and Clock Left and Data Setup Before CLK Data Hold After CLK DDRX1 Clock Frequency Inputs with Clock and Data (>10 Bit and Top Sides and Clock Left and F Data Setup Before CLK | All ECP3EA Devices s Wide) Aligned at Pin Right Sides All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices s Wide) Aligned at Pin Right Sides All ECP3EA Devices | | 0.225 — 250 (1_RX.SC | — CLK.PLL. 0.775 — CLK.Alig | Aligned) 0.225 — 250 ned) Usir | — Using P — 0.775 — ng DLL - | 0.225 — 250 CLKIN P | ps MHz Pin for UI UI MHz in for |
| Generic DDRX1 I Clock Input Data Left, Right, ^t DVACLKGDDR ^t DVECLKGDDR ^f MAX_GDDR Generic DDRX1 I Clock Input Data Left, Right a ^t DVACLKGDDR ^t DVACLKGDDR ^f MAX_GDDR | DDRX1 Clock Frequency DDRX1 Clock Frequency DDRX1 Clock and Data (>10 Bit and Top Sides and Clock Left and Data Setup Before CLK DDRX1 Clock Frequency DDRX1 Clock and Data (>10 Bit and Top Sides and Clock Left and F Data Setup Before CLK Data Hold After CLK | All ECP3EA Devices S Wide) Aligned at Pin Right Sides All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices S Wide) Aligned at Pin Right Sides All ECP3EA Devices | (GDDR) 0.775 (GDDR) (GDDR) | 0.225 — 250 (1_RX.SC 0.225 — 250 | — CLK.PLL. 0.775 — CLK.Alig 0.775 — | Aligned) 0.225 250 ned) Usir 0.225 250 | — Using P — 0.775 — ng DLL - 0.775 — | 0.225 — 250 CLKIN P 0.225 — 250 | ps MHz Pin for UI UI MHz in for UI UI UI |
| Generic DDRX1 I Clock Input Data Left, Right, tDVACLKGDDR tDVECLKGDDR fMAX_GDDR Generic DDRX1 I Clock Input Data Left, Right a tDVACLKGDDR tDVACLKGDDR fMAX_GDDR Generic DDRX1 I | DDRX1 Clock Frequency DDRX1 Clock Frequency DDRX1 Clock and Data (>10 Bit and Top Sides and Clock Left and Data Setup Before CLK DDRX1 Clock Frequency DDRX1 Clock and Data (>10 Bit and Top Sides and Clock Left and F Data Setup Before CLK Data Hold After CLK Data Hold After CLK DDRX1 Clock Frequency | All ECP3EA Devices S Wide) Aligned at Pin Right Sides All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices S Wide) Aligned at Pin Right Sides All ECP3EA Devices | (GDDR) 0.775 (GDDR) (GDDR) | 0.225 — 250 (1_RX.SC 0.225 — 250 | — CLK.PLL. 0.775 — CLK.Alig 0.775 — | Aligned) 0.225 250 ned) Usir 0.225 250 | — Using P — 0.775 — ng DLL - 0.775 — | 0.225 — 250 CLKIN P 0.225 — 250 | ps MHz Pin for UI UI MHz in for UI UI UI |
| Generic DDRX1 I Clock Input Data Left, Right, tDVACLKGDDR tDVECLKGDDR fMAX_GDDR Generic DDRX1 I Clock Input Data Left, Right a tDVACLKGDDR tDVACLKGDDR fMAX_GDDR Generic DDRX1 I Input | DDRX1 Clock Frequency DDRX1 Clock And Data (>10 Bit and Top Sides and Clock Left and Data Setup Before CLK Data Hold After CLK DDRX1 Clock Frequency Inputs with Clock and Data (>10 Bit and Top Sides and Clock Left and F Data Setup Before CLK Data Hold After CLK DDRX1 Clock Frequency Inputs with Clock and Data (<10 Bit | All ECP3EA Devices s Wide) Aligned at Pin Right Sides All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices s Wide) Aligned at Pin Right Sides All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices s Wide) Centered at Pin | (GDDR) 0.775 (GDDR) 0.775 n (GDDF | 0.225 — 250 (1_RX.SC 0.225 — 250 3X1_RX.I | — CLK.PLL. 0.775 — CLK.Alig 0.775 — 0.775 — OQS.Cen | Aligned) 0.225 250 ned) Usir 0.225 250 | — Using P 0.775 — ng DLL - 0.775 — 0.775 — sing DQS | 0.225 — 250 CLKIN P 0.225 — 250 | ps MHz Pin for UI UI MHz in for UI UI UI UI Clock |
| Generic DDRX1 I Clock Input Data Left, Right, tDVACLKGDDR tDVECLKGDDR fmAX_GDDR Generic DDRX1 I Clock Input Data Left, Right a tDVACLKGDDR tDVACLKGDDR fmAX_GDDR fmAX_GDDR Generic DDRX1 I Input | DDRX1 Clock Frequency DDRX1 Clock Frequency DDRX1 Clock and Data (>10 Bit and Top Sides and Clock Left and Data Setup Before CLK Data Hold After CLK DDRX1 Clock Frequency Inputs with Clock and Data (>10 Bit Data Setup Before CLK Data Hold After CLK Data Hold After CLK Data Hold After CLK Data Setup Before CLK DDRX1 Clock Frequency Inputs with Clock and Data (<10 Bit | All ECP3EA Devices S Wide) Aligned at Pin Right Sides All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices S Wide) Aligned at Pin Right Sides All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices S Wide) Centered at Pin All ECP3EA Devices All ECP3EA Devices S Wide) Centered at Pin All ECP3EA Devices | (GDDR) 0.775 (GDDR) 0.775 n (GDDF 535 | 0.225 | | Aligned) 0.225 250 ned) Usir 0.225 250 | Using P 0.775 ng DLL - 0.775 sing DQS 535 | 0.225 — 250 CLKIN P 0.225 — 250 | ps MHz Pin for UI UI MHz in for UI UI UI UI MHz Clock |
| Generic DDRX1 I Clock Input Data Left, Right, tDVACLKGDDR tDVECLKGDDR fMAX_GDDR Generic DDRX1 I Clock Input Data Left, Right a tDVACLKGDDR tDVECLKGDDR fMAX_GDDR tSUGDDR tHOGDDR fMAX_GDDR | DDRX1 Clock Frequency Inputs with Clock and Data (>10 Bit and Top Sides and Clock Left and Data Setup Before CLK Data Hold After CLK DDRX1 Clock Frequency Inputs with Clock and Data (>10 Bit and Top Sides and Clock Left and F Data Hold After CLK DDRX1 Clock Frequency Inputs with Clock and Data (>10 Bit Data Setup Before CLK Data Hold After CLK DDRX1 Clock Frequency Inputs with Clock and Data (<10 Bit | All ECP3EA Devices s Wide) Aligned at Pin Right Sides All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices S Wide) Aligned at Pin Right Sides All ECP3EA Devices s Wide) Aligned at Pin Right Sides All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices s Wide) Centered at Pin All ECP3EA Devices All ECP3EA Devices | (GDDR) 0.775 (GDDR) (GDDR) n (GDDF 535 535 535 | 0.225 | — CLK.PLL. 0.775 — CLK.Alig 0.775 — 0.775 — 0.775 — 535 535 535 — | Aligned) 0.225 250 ned) Usir 0.225 250 tered) U 250 | — Using P 0.775 — ng DLL - 0.775 — 0.775 — sing DQ 535 535 535 — | 0.225 250 CLKIN P 0.225 250 S Pin for 250 | ps MHz Pin for UI UI MHz in for UI UI UI UI Clock |
| Generic DDRX1 Clock Input Data Left, Right, t DVACLKGDDR t DVECLKGDDR f MAX_GDDR Generic DDRX1 Clock Input Data Left, Right a t DVACLKGDDR t DVECLKGDDR t DVECLKGDDR t SUGDDR t SUGDDR t HOGDDR f MAX_GDDR Generic DDRX1 Input | DDRX1 Clock Frequency DDRX1 Clock Frequency DDRX1 Clock and Data (>10 Bit and Top Sides and Clock Left and Data Setup Before CLK DDRX1 Clock Frequency DDRX1 Clock and Data (>10 Bit and Top Sides and Clock Left and F Data Setup Before CLK Data Hold After CLK DDRX1 Clock Frequency DDRX1 Clock and Data (<10 Bit Data Setup After CLK Data Hold After CLK DDRX1 Clock Frequency DDRX1 Clock Frequency Data Setup After CLK Data Hold After CLK Data Hold After CLK DATA Setup After CLK DATA Setup After CLK DATA Setup After CLK DATA Hold After CLK DATA Hold After CLK DATA Hold After CLK DATA Setup After CLK DATA Setup After CLK DATA Hold After CLK DATA Hold After CLK | All ECP3EA Devices s Wide) Aligned at Pin Right Sides All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices S Wide) Aligned at Pin Right Sides All ECP3EA Devices s Wide) Aligned at Pin Right Sides All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices All ECP3EA Devices s Wide) Centered at Pin All ECP3EA Devices All ECP3EA Devices | (GDDR) 0.775 (GDDR) (GDDR) n (GDDF 535 535 535 | 0.225 | — CLK.PLL. 0.775 — CLK.Alig 0.775 — 0.775 — 0.775 — 535 535 535 — | Aligned) 0.225 250 ned) Usir 0.225 250 tered) U 250 | — Using P 0.775 — ng DLL - 0.775 — 0.775 — sing DQ 535 535 535 — | 0.225 250 CLKIN P 0.225 250 S Pin for 250 | ps MHz Pin for UI UI MHz in for UI UI UI UI Clock |

Over Recommended Commercial Operating Conditions







Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.



LatticeECP3 Maximum I/O Buffer Speed (Continued)^{1, 2, 3, 4, 5, 6}

Over Recommended Operating Conditions

| Buffer | Description | Max. | Units |
|--------|--------------------------------|------|-------|
| PCI33 | PCI, V _{CCIO} = 3.3 V | 66 | MHz |

1. These maximum speeds are characterized but not tested on every device.

2. Maximum I/O speed for differential output standards emulated with resistors depends on the layout.

3. LVCMOS timing is measured with the load specified in the Switching Test Conditions table of this document.

4. All speeds are measured at fast slew.

5. Actual system operation may vary depending on user logic implementation.

6. Maximum data rate equals 2 times the clock rate when utilizing DDR.



DLL Timing

Over Recommended Operating Conditions

| Parameter | Description | Condition | Min. | Тур. | Max. | Units |
|--------------------------------|---|-------------------------|------|------|--------|--------|
| f _{REF} | Input reference clock frequency (on-chip or off-chip) | | 133 | _ | 500 | MHz |
| f _{FB} | Feedback clock frequency (on-chip or off-chip) | | 133 | | 500 | MHz |
| f _{CLKOP} 1 | Output clock frequency, CLKOP | | 133 | | 500 | MHz |
| f _{CLKOS²} | Output clock frequency, CLKOS | | 33.3 | | 500 | MHz |
| t _{PJIT} | Output clock period jitter (clean input) | | | | 200 | ps p-p |
| | Output clock duty cycle (at 50% levels, 50% duty | Edge Clock | 40 | | 60 | % |
| t _{DUTY} | cycle input clock, 50% duty cycle circuit turned off, time reference delay mode) | Primary Clock | 30 | | 70 | % |
| | Output clock duty cycle (at 50% levels, arbitrary | Primary Clock < 250 MHz | 45 | | 55 | % |
| t _{DUTYTRD} | duty cycle input clock, 50% duty cycle circuit | Primary Clock ≥ 250 MHz | 30 | | 70 | % |
| | enabled, time reference delay mode) | Edge Clock | 45 | | 55 | % |
| | Output clock duty cycle (at 50% levels, arbitrary | Primary Clock < 250 MHz | 40 | | 60 | % |
| | duty cycle input clock, 50% duty cycle circuit enabled, clock injection removal mode) with DLL | Primary Clock ≥ 250 MHz | 30 | | 70 | % |
| | cascading | Edge Clock | 45 | | 55 | % |
| t _{SKEW} ³ | Output clock to clock skew between two outputs with the same phase setting | | _ | _ | 100 | ps |
| t _{PHASE} | Phase error measured at device pads between off-chip reference clock and feedback clocks | | _ | _ | +/-400 | ps |
| t _{PWH} | Input clock minimum pulse width high (at 80% level) | | 550 | _ | _ | ps |
| t _{PWL} | Input clock minimum pulse width low (at 20% level) | | 550 | _ | _ | ps |
| t _{INSTB} | Input clock period jitter | | _ | | 500 | ps |
| t _{LOCK} | DLL lock time | | 8 | — | 8200 | cycles |
| t _{RSWD} | Digital reset minimum pulse width (at 80% level) | | 3 | | | ns |
| t _{DEL} | Delay step size | | 27 | 45 | 70 | ps |
| t _{RANGE1} | Max. delay setting for single delay block (64 taps) | | 1.9 | 3.1 | 4.4 | ns |
| t _{RANGE4} | Max. delay setting for four chained delay blocks | | 7.6 | 12.4 | 17.6 | ns |

1. CLKOP runs at the same frequency as the input clock.

2. CLKOS minimum frequency is obtained with divide by 4.

3. This is intended to be a "path-matching" design guideline and is not a measurable specification.



Table 3-11. Periodic Receiver Jitter Tolerance Specification

| Description | Frequency | Condition | Min. | Тур. | Max. | Units |
|-------------|------------|-------------------------|------|------|------|---------|
| Periodic | 2.97 Gbps | 600 mV differential eye | — | | 0.24 | UI, p-p |
| Periodic | 2.5 Gbps | 600 mV differential eye | — | — | 0.22 | UI, p-p |
| Periodic | 1.485 Gbps | 600 mV differential eye | — | — | 0.24 | UI, p-p |
| Periodic | 622 Mbps | 600 mV differential eye | — | | 0.15 | UI, p-p |
| Periodic | 150 Mbps | 600 mV differential eye | | — | 0.5 | UI, p-p |

Note: Values are measured with PRBS 2⁷–1, all channels operating, FPGA Logic active, I/Os around SERDES pins quiet, voltages are nominal, room temperature.



Figure 3-16. Jitter Transfer – 1.25 Gbps





Figure 3-17. Jitter Transfer – 622 Mbps





Point-to-Point LVDS (PPLVDS)

Over Recommended Operating Conditions

| Description | Min. | Тур. | Max. | Units |
|-------------------------------|------|------|------|-------|
| Output driver supply (+/- 5%) | 3.14 | 3.3 | 3.47 | V |
| | 2.25 | 2.5 | 2.75 | V |
| Input differential voltage | 100 | — | 400 | mV |
| Input common mode voltage | 0.2 | — | 2.3 | V |
| Output differential voltage | 130 | — | 400 | mV |
| Output common mode voltage | 0.5 | 0.8 | 1.4 | V |

RSDS

Over Recommended Operating Conditions

| Parameter Symbol | Description | Min. | Тур. | Max. | Units |
|---------------------------------|---|------|------|------|-------|
| V _{OD} | Output voltage, differential, R _T = 100 Ohms | 100 | 200 | 600 | mV |
| V _{OS} | Output voltage, common mode | 0.5 | 1.2 | 1.5 | V |
| I _{RSDS} | Differential driver output current | 1 | 2 | 6 | mA |
| V _{THD} | Input voltage differential | 100 | — | — | mV |
| V _{CM} | Input common mode voltage | 0.3 | — | 1.5 | V |
| T _R , T _F | Output rise and fall times, 20% to 80% | — | 500 | — | ps |
| T _{ODUTY} | Output clock duty cycle | 35 | 50 | 65 | % |

Note: Data is for 2 mA drive. Other differential driver current options are available.



Pin Information Summary

| Pin Information Summary | | E | CP3-17E | A | ECP3-35EA | | | ECP3-70EA | | |
|--|--------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|---------------|
| Pin Type | | 256 ftBGA | 328 csBGA | 484 fpBGA | 256 ftBGA | 484 fpBGA | 672 fpBGA | 484 fpBGA | 672 fpBGA | 1156 fpBGA |
| | Bank 0 | 26 | 20 | 36 | 26 | 42 | 48 | 42 | 60 | 86 |
| | Bank 1 | 14 | 10 | 24 | 14 | 36 | 36 | 36 | 48 | 78 |
| | Bank 2 | 6 | 7 | 12 | 6 | 24 | 24 | 24 | 34 | 36 |
| General Purpose Inputs/Outputs per Bank | Bank 3 | 18 | 12 | 44 | 16 | 54 | 59 | 54 | 59 | 86 |
| | Bank 6 | 20 | 11 | 44 | 18 | 63 | 61 | 63 | 67 | 86 |
| | Bank 7 | 19 | 26 | 32 | 19 | 36 | 42 | 36 | 48 | 54 |
| | Bank 8 | 24 | 24 | 24 | 24 | 24 | 24 | 24 | 24 | 24 |
| | Bank 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 2 | 2 | 2 | 2 | 2 | 4 | 4 | 4 | 8 | 8 |
| General Purpose Inputs per Bank | Bank 3 | 0 | 0 | 0 | 2 | 4 | 4 | 4 | 12 | 12 |
| per Dalik | Bank 6 | 0 | 0 | 0 | 2 | 4 | 4 | 4 | 12 | 12 |
| | Bank 7 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 8 | 8 |
| | Bank 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| General Purpose Out- | Bank 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| puts per Bank | Bank 6 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Total Single-Ended User I/O | | 133 | 116 | 222 | 133 | 295 | 310 | 295 | 380 | 490 |
| VCC | | 6 | 16 | 16 | 6 | 16 | 32 | 16 | 32 | 32 |
| VCCAUX | | 4 | 5 | 8 | 4 | 8 | 12 | 8 | 12 | 16 |
| VTT | | 4 | 7 | 4 | 4 | 4 | 4 | 4 | 4 | 8 |
| VCCA | | 4 | 6 | 4 | 4 | 4 | 8 | 4 | 8 | 16 |
| VCCPLL | | 2 | 2 | 4 | 2 | 4 | 4 | 4 | 4 | 4 |
| | Bank 0 | 2 | 3 | 2 | 2 | 2 | 4 | 2 | 4 | 4 |
| | Bank 1 | 2 | 3 | 2 | 2 | 2 | 4 | 2 | 4 | 4 |
| | Bank 2 | 2 | 2 | 2 | 2 | 2 | 4 | 2 | 4 | 4 |
| VCCIO | Bank 3 | 2 | 3 | 2 | 2 | 2 | 4 | 2 | 4 | 4 |
| | Bank 6 | 2 | 3 | 2 | 2 | 2 | 4 | 2 | 4 | 4 |
| | Bank 7 | 2 | 3 | 2 | 2 | 2 | 4 | 2 | 4 | 4 |
| | Bank 8 | 1 | 2 | 2 | 1 | 2 | 2 | 2 | 2 | 2 |
| VCCJ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| ТАР | | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 |
| GND, GNDIO | | 51 | 126 | 98 | 51 | 98 | 139 | 98 | 139 | 233 |
| NC | | 0 | 0 | 73 | 0 | 0 | 96 | 0 | 0 | 238 |
| Reserved ¹ | | 0 | 0 | 2 | 0 | 2 | 2 | 2 | 2 | 2 |
| SERDES | | 26 | 18 | 26 | 26 | 26 | 26 | 26 | 52 | - 78 |
| Miscellaneous Pins | | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 |
| Total Bonded Pins | | | | - | - | | - | | | - |




LatticeECP3 Family Data Sheet Ordering Information

April 2014

Data Sheet DS1021


LatticeECP3 Part Number Description



1. Green = Halogen free and lead free.

Ordering Information

LatticeECP3 devices have top-side markings, for commercial and industrial grades, as shown below:



Note: See PCN 05A-12 for information regarding a change to the top-side mark logo.

^{© 2014} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



| Part Number | Voltage | Grade ¹ | Power | Package | Pins | Temp. | LUTs (K) |
|----------------------|---------|--------------------|-------|-----------------|------|-------|----------|
| LFE3-150EA-6FN672C | 1.2 V | -6 | STD | Lead-Free fpBGA | 672 | COM | 149 |
| LFE3-150EA-7FN672C | 1.2 V | -7 | STD | Lead-Free fpBGA | 672 | COM | 149 |
| LFE3-150EA-8FN672C | 1.2 V | -8 | STD | Lead-Free fpBGA | 672 | COM | 149 |
| LFE3-150EA-6LFN672C | 1.2 V | -6 | LOW | Lead-Free fpBGA | 672 | COM | 149 |
| LFE3-150EA-7LFN672C | 1.2 V | -7 | LOW | Lead-Free fpBGA | 672 | COM | 149 |
| LFE3-150EA-8LFN672C | 1.2 V | -8 | LOW | Lead-Free fpBGA | 672 | COM | 149 |
| LFE3-150EA-6FN1156C | 1.2 V | -6 | STD | Lead-Free fpBGA | 1156 | COM | 149 |
| LFE3-150EA-7FN1156C | 1.2 V | -7 | STD | Lead-Free fpBGA | 1156 | COM | 149 |
| LFE3-150EA-8FN1156C | 1.2 V | -8 | STD | Lead-Free fpBGA | 1156 | COM | 149 |
| LFE3-150EA-6LFN1156C | 1.2 V | -6 | LOW | Lead-Free fpBGA | 1156 | COM | 149 |
| LFE3-150EA-7LFN1156C | 1.2 V | -7 | LOW | Lead-Free fpBGA | 1156 | COM | 149 |
| LFE3-150EA-8LFN1156C | 1.2 V | -8 | LOW | Lead-Free fpBGA | 1156 | COM | 149 |

1. For ordering information on -9 speed grade devices, please contact your Lattice Sales Representative.

| Part Number | Voltage | Grade | Power | Package | Pins | Temp. | LUTs (K) |
|-----------------------------------|---------|-------|-------|-----------------|------|-------|----------|
| LFE3-150EA-6FN672CTW ¹ | 1.2 V | -6 | STD | Lead-Free fpBGA | 672 | COM | 149 |
| LFE3-150EA-7FN672CTW ¹ | 1.2 V | -7 | STD | Lead-Free fpBGA | 672 | COM | 149 |
| LFE3-150EA-8FN672CTW ¹ | 1.2 V | -8 | STD | Lead-Free fpBGA | 672 | COM | 149 |
| LFE3-150EA-6FN1156CTW1 | 1.2 V | -6 | STD | Lead-Free fpBGA | 1156 | COM | 149 |
| LFE3-150EA-7FN1156CTW1 | 1.2 V | -7 | STD | Lead-Free fpBGA | 1156 | COM | 149 |
| LFE3-150EA-8FN1156CTW1 | 1.2 V | -8 | STD | Lead-Free fpBGA | 1156 | COM | 149 |

1. Note: Specifications for the LFE3-150EA-*sp*FN*pkg*CTW and LFE3-150EA-*sp*FN*pkg*ITW devices, (where *sp* is the speed and *pkg* is the package), are the same as the LFE3-150EA-*sp*FN*pkg*C and LFE3-150EA-*sp*FN*pkg*I devices respectively, except as specified below.

• The CTC (Clock Tolerance Circuit) inside the SERDES hard PCS in the TW device is not functional but it can be bypassed and implemented in soft IP.

• The SERDES XRES pin on the TW device passes CDM testing at 250 V.



| Date | Version | Section | Change Summary |
|---------------|---------|-------------------------------------|---|
| | | | Updated Frequency to 150 Mbps in Table 3-11 Periodic Receiver Jitter Tolerance Specification |
| December 2010 | 01.7EA | Multiple | Data sheet made final. Removed "preliminary" headings. |
| | | | Removed data for 70E and 95E devices. A separate data sheet is available for these specific devices. |
| | | | Updated for Lattice Diamond design software. |
| | | Introduction | Corrected number of user I/Os |
| | | Architecture | Corrected the package type in Table 2-14 Available SERDES Quad per LatticeECP3 Devices. |
| | | | Updated description of General Purpose PLL |
| | | | Added additional information in the Flexible Quad SERDES Architecture section. |
| | | | Added footnotes and corrected the information in Table 2-16 Selectable master Clock (MCCLK) Frequencies During Configuration (Nominal). |
| | | | Updated Figure 2-16, Per Region Secondary Clock Selection. |
| | | | Updated description for On-Chip Programmable Termination. |
| | | | Added information about number of rows of DSP slices. |
| | | | Updated footnote 2 for Table 2-12, On-Chip Termination Options for Input Modes. |
| | | | Updated information for sysIO buffer pairs. |
| | | | Corrected minimum number of General Purpose PLLs (was 4, now 2). |
| | | DC and Switching Characteristics | Regenerated sysCONFIG Port Timing figure. |
| | | | Added t_W (clock pulse width) in External Switching Characteristics table. |
| | | | Corrected units, revised and added data, and corrected footnote 1 in External Switching Characteristics table. |
| | | | Added Jitter Transfer figures in SERDES External Reference Clock section. |
| | | | Corrected capacitance information in the DC Electrical Characteristics table. |
| | | | Corrected data in the Register-to-Register Performance table. |
| | | | Corrected GDDR Parameter name HOGDDR. |
| | | | Corrected RSDS25 -7 data in Family Timing Adders table. |
| | | | Added footnotes 10-12 to DDR data information in the External Switching Characteristics table. |
| | | | Corrected titles for Figures 3-7 (DDR/DDR2/DDR3 Parameters) and 3-8 (Generic DDR/DDRX2 Parameters). |
| | | | Updated titles for Figures 3-5 (MLVDS25 (Multipoint Low Voltage Differential Signaling)) and 3-6 (Generic DDRX1/DDRX2 (With Clock and Data Edges Aligned)). |
| | | | Updated Supply Current table. |
| | | | Added GDDR interface information to the External Switching and Characteristics table. |
| | | | Added footnote to sysIO Recommended Operating Conditions table. |
| | | | Added footnote to LVDS25 table. |
| | | | Corrected DDR section footnotes and references. |
| | | | Corrected Hot Socketing support from "top and bottom banks" to "top and bottom I/O pins". |
| | · | Pinout Information | Updated description for VTTx. |



| Date | Version | Section | Change Summary |
|----------------|---------|--|---|
| September 2009 | 01.4 | Architecture | Corrected link in sysMEM Memory Block section. |
| | | | Updated information for On-Chip Programmable Termination and modi- fied corresponding figure. |
| | | | Added footnote 2 to On-Chip Programmable Termination Options for Input Modes table. |
| | | Corrected Per Quadrant Primary Clock Selection figure. | |
| | | DC and Switching Characteristics | Modified -8 Timing data for 1024x18 True-Dual Port RAM (Read-Before- Write, EBR Output Registers) |
| | | | Added ESD Performance table. |
| | | | LatticeECP3 External Switching Characteristics table - updated data for t _{DIBGDDR} , t _{W_PRI} , t _{W_EDGE} and t _{SKEW_EDGE_DQS} . |
| | | | LatticeECP3 Internal Switching Characteristics table - updated data for $t_{COO\ PIO}$ and added footnote #4. |
| | | | sysCLOCK PLL Timing table - updated data for f _{OUT} . |
| | | | External Reference Clock Specification (refclkp/refclkn) table - updated data for $V_{REF\text{-}IN\text{-}SE}$ and $V_{REF\text{-}IN\text{-}DIFF}$ |
| | | | LatticeECP3 sysCONFIG Port Timing Specifications table - updated data for t _{MWC} . |
| | | | Added TRLVDS DC Specification table and diagram. |
| | | | Updated Mini LVDS table. |
| August 2009 | 01.3 | DC and Switching Characteristics | Corrected truncated numbers for V_{CCIB} and V_{CCOB} in Recommended Operating Conditions table. |
| July 2009 C | 01.2 | Multiple | Changed references of "multi-boot" to "dual-boot" throughout the data sheet. |
| | | Architecture | Updated On-Chip Programmable Termination bullets. |
| | | | Updated On-Chip Termination Options for Input Modes table. |
| | | | Updated On-Chip Termination figure. |
| | | DC and Switching Characteristics | Changed min/max data for FREF_PPM and added footnote 4 in SERDES External Reference Clock Specification table. |
| | | | Updated SERDES minimum frequency. |
| | | Pinout Information | Corrected MCLK to be I/O and CCLK to be I in Signal Descriptions table |
| May 2009 | 01.1 | All | Removed references to Parallel burst mode Flash. |
| | | Introduction | Features - Changed 250 Mbps to 230 Mbps in Embedded SERDES bul- leted section and added a footnote to indicate 230 Mbps applies to 8b10b and 10b12b applications. |
| | | | Updated data for ECP3-17 in LatticeECP3 Family Selection Guide table. |
| | | | Changed embedded memory from 552 to 700 Kbits in LatticeECP3 Family Selection Guide table. |
| | • | Architecture | Updated description for CLKFB in General Purpose PLL Diagram. |
| | | | Corrected Primary Clock Sources text section. |
| | | | Corrected Secondary Clock/Control Sources text section. |
| | | | Corrected Secondary Clock Regions table. |
| | | | Corrected note below Detailed sysDSP Slice Diagram. |
| | | | Corrected Clock, Clock Enable, and Reset Resources text section. |
| | | | Corrected ECP3-17 EBR number in Embedded SRAM in the LatticeECP3 Family table. |
| | | | Added On-Chip Termination Options for Input Modes table. |
| | | | Updated Available SERDES Quads per LatticeECP3 Devices table. |



| Date | Version | Section | Change Summary |
|---------------|---------|-------------------------------------|--|
| | | | Updated Simplified Channel Block Diagram for SERDES/PCS Block diagram. |
| | | | Updated Device Configuration text section. |
| | | | Corrected software default value of MCCLK to be 2.5 MHz. |
| | | DC and Switching Characteristics | Updated VCCOB Min/Max data in Recommended Operating Conditions table. |
| | | | Corrected footnote 2 in sysIO Recommended Operating Conditions table. |
| | | | Added added footnote 7 for t _{SKEW_PRIB} to External Switching Characteristics table. |
| | | | Added 2-to-1 Gearing text section and table. |
| | | | Updated External Reference Clock Specification (refclkp/refclkn) table. |
| | | | LatticeECP3 sysCONFIG Port Timing Specifications - updated t _{DINIT} information. |
| | | | Added sysCONFIG Port Timing waveform. |
| | | | Serial Input Data Specifications table, delete Typ data for V _{RX-DIFF-S} . |
| | | | Added footnote 4 to sysCLOCK PLL Timing table for t _{PFD} . |
| | | | Added SERDES/PCS Block Latency Breakdown table. |
| | | | External Reference Clock Specifications table, added footnote 4, add symbol name vREF-IN-DIFF. |
| | | | Added SERDES External Reference Clock Waveforms. |
| | | | Updated Serial Output Timing and Levels table. |
| | | | Pin-to-pin performance table, changed "typically 3% slower" to "typically slower". |
| | | | Updated timing information |
| | | | Updated SERDES minimum frequency. |
| | | | Added data to the following tables: External Switching Characteristics, Internal Switching Characteristics, Family Timing Adders, Maximum I/O Buffer Speed, DLL Timing, High Speed Data Transmitter, Channel Out- put Jitter, Typical Building Block Function Performance, Register-to- Register Performance, and Power Supply Requirements. |
| | | | Updated Serial Input Data Specifications table. |
| | | | Updated Transmit table, Serial Rapid I/O Type 2 Electrical and Timing Characteristics section. |
| | | Pinout Information | Updated Signal Description tables. |
| | | | Updated Pin Information Summary tables and added footnote 1. |
| February 2009 | 01.0 | — | Initial release. |