

Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	4125
Number of Logic Elements/Cells	33000
Total RAM Bits	1358848
Number of I/O	310
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	672-BBGA
Supplier Device Package	672-FPBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe3-35ea-7fn672i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# LatticeECP3 Family Data Sheet Introduction

February 2012 Data Sheet DS1021

#### **Features**

### Higher Logic Density for Increased System Integration

- 17K to 149K LUTs
- 116 to 586 I/Os

#### **■** Embedded SERDES

- 150 Mbps to 3.2 Gbps for Generic 8b10b, 10-bit SERDES, and 8-bit SERDES modes
- Data Rates 230 Mbps to 3.2 Gbps per channel for all other protocols
- Up to 16 channels per device: PCI Express, SONET/SDH, Ethernet (1GbE, SGMII, XAUI), CPRI, SMPTE 3G and Serial RapidIO

### ■ sysDSP™

- Fully cascadable slice architecture
- 12 to 160 slices for high performance multiply and accumulate
- Powerful 54-bit ALU operations
- · Time Division Multiplexing MAC Sharing
- · Rounding and truncation
- · Each slice supports
  - Half 36x36, two 18x18 or four 9x9 multipliers
  - Advanced 18x36 MAC and 18x18 Multiply-Multiply-Accumulate (MMAC) operations

#### **■** Flexible Memory Resources

- Up to 6.85Mbits sysMEM™ Embedded Block RAM (EBR)
- 36K to 303K bits distributed RAM

#### sysCLOCK Analog PLLs and DLLs

Two DLLs and up to ten PLLs per device

#### ■ Pre-Engineered Source Synchronous I/O

• DDR registers in I/O cells

#### Table 1-1. LatticeECP3™ Family Selection Guide

- · Dedicated read/write levelling functionality
- Dedicated gearing logic
- Source synchronous standards support
  - ADC/DAC, 7:1 LVDS, XGMII
  - High Speed ADC/DAC devices
- Dedicated DDR/DDR2/DDR3 memory with DQS support
- Optional Inter-Symbol Interference (ISI) correction on outputs

### ■ Programmable sysl/O<sup>™</sup> Buffer Supports Wide Range of Interfaces

- On-chip termination
- · Optional equalization filter on inputs
- LVTTL and LVCMOS 33/25/18/15/12
- SSTL 33/25/18/15 I, II
- HSTL15 I and HSTL18 I, II
- · PCI and Differential HSTL, SSTL
- LVDS. Bus-LVDS. LVPECL. RSDS. MLVDS

#### **■** Flexible Device Configuration

- Dedicated bank for configuration I/Os
- · SPI boot flash interface
- · Dual-boot images supported
- Slave SPI
- TransFR™ I/O for simple field updates
- Soft Error Detect embedded macro

#### ■ System Level Support

- IEEE 1149.1 and IEEE 1532 compliant
- Reveal Logic Analyzer
- ORCAstra FPGA configuration utility
- On-chip oscillator for initialization & general use
- 1.2 V core power supply

Device	ECP3-17	ECP3-35	ECP3-70	ECP3-95	ECP3-150
LUTs (K)	17	33	67	92	149
sysMEM Blocks (18 Kbits)	38	72	240	240	372
Embedded Memory (Kbits)	700	1327	4420	4420	6850
Distributed RAM Bits (Kbits)	36	68	145	188	303
18 x 18 Multipliers	24	64	128	128	320
SERDES (Quad)	1	1	3	3	4
PLLs/DLLs	2/2	4/2	10 / 2	10 / 2	10 / 2
Packages and SERDES Channels	s/ I/O Combination	าร			
328 csBGA (10 x 10 mm)	2/116				
256 ftBGA (17 x 17 mm)	4 / 133	4 / 133			
484 fpBGA (23 x 23 mm)	4 / 222	4 / 295	4 / 295	4 / 295	
672 fpBGA (27 x 27 mm)		4/310	8 / 380	8 / 380	8 / 380
1156 fpBGA (35 x 35 mm)			12 / 490	12 / 490	16 / 586

© 2012 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.




chain in order to better match the reference and feedback signals. This digital code from the ALU is also transmitted via the Digital Control bus (DCNTL) bus to its associated Slave Delay lines (two per DLL). The ALUHOLD input allows the user to suspend the ALU output at its current value. The UDDCNTL signal allows the user to latch the current value on the DCNTL bus.

The DLL has two clock outputs, CLKOP and CLKOS. These outputs can individually select one of the outputs from the tapped delay line. The CLKOS has optional fine delay shift and divider blocks to allow this output to be further modified, if required. The fine delay shift block allows the CLKOS output to phase shifted a further 45, 22.5 or 11.25 degrees relative to its normal position. Both the CLKOS and CLKOP outputs are available with optional duty cycle correction. Divide by two and divide by four frequencies are available at CLKOS. The LOCK output signal is asserted when the DLL is locked. Figure 2-5 shows the DLL block diagram and Table 2-5 provides a description of the DLL inputs and outputs.

The user can configure the DLL for many common functions such as time reference delay mode and clock injection removal mode. Lattice provides primitives in its design tools for these functions.

Figure 2-5. Delay Locked Loop Diagram (DLL)



<sup>\*</sup> This signal is not user accessible. This can only be used to feed the slave delay line.



Figure 2-10. Primary Clock Sources for LatticeECP3-35





Figure 2-11. Primary Clock Sources for LatticeECP3-70, -95, -150






#### **Primary Clock Routing**

The purpose of the primary clock routing is to distribute primary clock sources to the destination quadrants of the device. A global primary clock is a primary clock that is distributed to all quadrants. The clock routing structure in LatticeECP3 devices consists of a network of eight primary clock lines (CLK0 through CLK7) per quadrant. The primary clocks of each quadrant are generated from muxes located in the center of the device. All the clock sources are connected to these muxes. Figure 2-12 shows the clock routing for one quadrant. Each quadrant mux is identical. If desired, any clock can be routed globally.

Figure 2-12. Per Quadrant Primary Clock Selection



## **Dynamic Clock Control (DCC)**

The DCC (Quadrant Clock Enable/Disable) feature allows internal logic control of the quadrant primary clock network. When a clock network is disabled, all the logic fed by that clock does not toggle, reducing the overall power consumption of the device.

## Dynamic Clock Select (DCS)

The DCS is a smart multiplexer function available in the primary clock routing. It switches between two independent input clock sources without any glitches or runt pulses. This is achieved regardless of when the select signal is toggled. There are two DCS blocks per quadrant; in total, there are eight DCS blocks per device. The inputs to the DCS block come from the center muxes. The output of the DCS is connected to primary clocks CLK6 and CLK7 (see Figure 2-12).

Figure 2-13 shows the timing waveforms of the default DCS operating mode. The DCS block can be programmed to other modes. For more information about the DCS, please see the list of technical documentation at the end of this data sheet.

Figure 2-13. DCS Waveforms







Figure 2-25. Detailed sysDSP Slice Diagram



Note: A\_ALU, B\_ALU and C\_ALU are internal signals generated by combining bits from AA, AB, BA BB and C inputs. See TN1182, LatticeECP3 sysDSP Usage Guide, for further information.

The LatticeECP2 sysDSP block supports the following basic elements.

- MULT (Multiply)
- MAC (Multiply, Accumulate)
- MULTADDSUB (Multiply, Addition/Subtraction)
- MULTADDSUBSUM (Multiply, Addition/Subtraction, Summation)

Table 2-8 shows the capabilities of each of the LatticeECP3 slices versus the above functions.

Table 2-8. Maximum Number of Elements in a Slice

Width of Multiply	х9	x18	x36
MULT	4	2	1/2
MAC	1	1	_
MULTADDSUB	2	1	_
MULTADDSUBSUM	1 <sup>1</sup>	1/2	_

<sup>1.</sup> One slice can implement 1/2 9x9 m9x9addsubsum and two m9x9addsubsum with two slices.

Some options are available in the four elements. The input register in all the elements can be directly loaded or can be loaded as a shift register from previous operand registers. By selecting "dynamic operation" the following operations are possible:

- In the Add/Sub option the Accumulator can be switched between addition and subtraction on every cycle.
- The loading of operands can switch between parallel and serial operations.



#### **ALU Flags**

The sysDSP slice provides a number of flags from the ALU including:

- Equal to zero (EQZ)
- Equal to zero with mask (EQZM)
- Equal to one with mask (EQOM)
- · Equal to pattern with mask (EQPAT)
- Equal to bit inverted pattern with mask (EQPATB)
- · Accumulator Overflow (OVER)
- Accumulator Underflow (UNDER)
- Either over or under flow supporting LatticeECP2 legacy designs (OVERUNDER)

#### **Clock, Clock Enable and Reset Resources**

Global Clock, Clock Enable and Reset signals from routing are available to every sysDSP slice. From four clock sources (CLK0, CLK1, CLK2, and CLK3) one clock is selected for each input register, pipeline register and output register. Similarly Clock Enable (CE) and Reset (RST) are selected at each input register, pipeline register and output register.

## Resources Available in the LatticeECP3 Family

Table 2-9 shows the maximum number of multipliers for each member of the LatticeECP3 family. Table 2-10 shows the maximum available EBR RAM Blocks in each LatticeECP3 device. EBR blocks, together with Distributed RAM can be used to store variables locally for fast DSP operations.

Table 2-9. Maximum Number of DSP Slices in the LatticeECP3 Family

Device	DSP Slices	9x9 Multiplier	18x18 Multiplier	36x36 Multiplier
ECP3-17	12	48	24	6
ECP3-35	32	128	64	16
ECP3-70	64	256	128	32
ECP3-95	64	256	128	32
ECP3-150	160	640	320	80

Table 2-10. Embedded SRAM in the LatticeECP3 Family

Device	EBR SRAM Block	Total EBR SRAM (Kbits)
ECP3-17	38	700
ECP3-35	72	1327
ECP3-70	240	4420
ECP3-95	240	4420
ECP3-150	372	6850



**Tristate Logic** TS TO DΩ D C CE R **Output Logic OPOSA** D Q CE > R **ONEGA** D O В DO 10 ISI С 00 **OPOSB** D Q D 01 D Q 1D1 חח **ONEGB DDR Gearing &** Clock **ISI Correction** Transfer Registers SCLK DQCLK1 Config Bit DQCLK0

Figure 2-34. Output and Tristate Block for Left and Right Edges

#### Tristate Register Block

The tristate register block registers tri-state control signals from the core of the device before they are passed to the sysl/O buffers. The block contains a register for SDR operation and an additional register for DDR operation.

In SDR and non-gearing DDR modes, TS input feeds one of the flip-flops that then feeds the output. In DDRX2 mode, the register TS input is fed into another register that is clocked using the DQCLK0 and DQCLK1 signals. The output of this register is used as a tristate control.

#### ISI Calibration


The setting for Inter-Symbol Interference (ISI) cancellation occurs in the output register block. ISI correction is only available in the DDRX2 modes. ISI calibration settings exist once per output register block, so each I/O in a DQS-12 group may have a different ISI calibration setting.

The ISI block extends output signals at certain times, as a function of recent signal history. So, if the output pattern consists of a long strings of 0's to long strings of 1's, there are no delays on output signals. However, if there are quick, successive transitions from 010, the block will stretch out the binary 1. This is because the long trail of 0's will cause these symbols to interfere with the logic 1. Likewise, if there are quick, successive transitions from 101, the block will stretch out the binary 0. This block is controlled by a 3-bit delay control that can be set in the DQS control logic block.

For more information about this topic, please see the list of technical documentation at the end of this data sheet.



Figure 2-36. Edge Clock, DLL Calibration and DQS Local Bus Distribution



<sup>\*</sup>Includes shared configuration I/Os and dedicated configuration I/Os.




## **On-Chip Programmable Termination**

The LatticeECP3 supports a variety of programmable on-chip terminations options, including:

- Dynamically switchable Single-Ended Termination with programmable resistor values of 40, 50, or 60 Ohms. External termination to Vtt should be used for DDR2 and DDR3 memory controller implementation.
- Common mode termination of 80, 100, 120 Ohms for differential inputs

#### Figure 2-39. On-Chip Termination



**Parallel Single-Ended Input** 

**Differential Input** 

See Table 2-12 for termination options for input modes.

Table 2-12. On-Chip Termination Options for Input Modes

IO_TYPE	TERMINATE to VTT <sup>1, 2</sup>	DIFFERENTIAL TERMINATION RESISTOR <sup>1</sup>
LVDS25	þ	80, 100, 120
BLVDS25	þ	80, 100, 120
MLVDS	þ	80, 100, 120
HSTL18_I	40, 50, 60	þ
HSTL18_II	40, 50, 60	þ
HSTL18D_I	40, 50, 60	þ
HSTL18D_II	40, 50, 60	þ
HSTL15_I	40, 50, 60	þ
HSTL15D_I	40, 50, 60	þ
SSTL25_I	40, 50, 60	þ
SSTL25_II	40, 50, 60	þ
SSTL25D_I	40, 50, 60	þ
SSTL25D_II	40, 50, 60	þ
SSTL18_I	40, 50, 60	þ
SSTL18_II	40, 50, 60	þ
SSTL18D_I	40, 50, 60	þ
SSTL18D_II	40, 50, 60	þ
SSTL15	40, 50, 60	þ
SSTL15D	40, 50, 60	þ

<sup>1.</sup> TERMINATE to VTT and DIFFRENTIAL TERMINATION RESISTOR when turned on can only have one setting per bank. Only left and right banks have this feature. Use of TERMINATE to VTT and DIFFRENTIAL TERMINATION RESISTOR are mutually exclusive in

an I/O bank.

On-chip termination tolerance +/- 20%

<sup>2.</sup> External termination to VTT should be used when implementing DDR2 and DDR3 memory controller.



Table 2-16. Selectable Master Clock (MCCLK) Frequencies During Configuration (Nominal)

MCCLK (MHz)	MCCLK (MHz)
	10
2.5 <sup>1</sup>	13
4.3	15 <sup>2</sup>
5.4	20
6.9	26
8.1	33³
9.2	

- 1. Software default MCCLK frequency. Hardware default is 3.1 MHz.
- 2. Maximum MCCLK with encryption enabled.
- 3. Maximum MCCLK without encryption.

## **Density Shifting**

The LatticeECP3 family is designed to ensure that different density devices in the same family and in the same package have the same pinout. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likelihood of success in each case. An example is that some user I/Os may become No Connects in smaller devices in the same package. Refer to the LatticeECP3 Pin Migration Tables and Diamond software for specific restrictions and limitations.



#### LVDS25E

The top and bottom sides of LatticeECP3 devices support LVDS outputs via emulated complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 3-1 is one possible solution for point-to-point signals.

Figure 3-1. LVDS25E Output Termination Example




Table 3-1. LVDS25E DC Conditions

Parameter	Description	Typical	Units
V <sub>CCIO</sub>	Output Driver Supply (+/-5%)	2.50	V
Z <sub>OUT</sub>	Driver Impedance	20	Ω
$R_S$	Driver Series Resistor (+/-1%)	158	Ω
R <sub>P</sub>	Driver Parallel Resistor (+/-1%)	140	Ω
R <sub>T</sub>	Receiver Termination (+/-1%)	100	Ω
V <sub>OH</sub>	Output High Voltage	1.43	V
V <sub>OL</sub>	Output Low Voltage	1.07	V
$V_{OD}$	Output Differential Voltage	0.35	V
$V_{CM}$	Output Common Mode Voltage	1.25	V
Z <sub>BACK</sub>	Back Impedance	100.5	Ω
I <sub>DC</sub>	DC Output Current	6.03	mA

#### LVCMOS33D

All I/O banks support emulated differential I/O using the LVCMOS33D I/O type. This option, along with the external resistor network, provides the system designer the flexibility to place differential outputs on an I/O bank with 3.3 V  $V_{CCIO}$ . The default drive current for LVCMOS33D output is 12 mA with the option to change the device strength to 4 mA, 8 mA, 16 mA or 20 mA. Follow the LVCMOS33 specifications for the DC characteristics of the LVCMOS33D.



#### LVPECL33

The LatticeECP3 devices support the differential LVPECL standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-3 is one possible solution for point-to-point signals.

Figure 3-3. Differential LVPECL33




Table 3-3. LVPECL33 DC Conditions1

Parameter	Description	Typical	Units
V <sub>CCIO</sub>	Output Driver Supply (+/-5%)	3.30	V
Z <sub>OUT</sub>	Driver Impedance	10	Ω
R <sub>S</sub>	Driver Series Resistor (+/-1%)	93	Ω
R <sub>P</sub>	Driver Parallel Resistor (+/-1%)	196	Ω
R <sub>T</sub>	Receiver Termination (+/-1%)	100	Ω
V <sub>OH</sub>	Output High Voltage	2.05	V
V <sub>OL</sub>	Output Low Voltage	1.25	V
V <sub>OD</sub>	Output Differential Voltage	0.80	V
$V_{CM}$	Output Common Mode Voltage	1.65	V
Z <sub>BACK</sub>	Back Impedance	100.5	Ω
I <sub>DC</sub>	DC Output Current	12.11	mA

<sup>1.</sup> For input buffer, see LVDS table.



## LatticeECP3 External Switching Characteristics (Continued)<sup>1, 2, 3, 13</sup>

## **Over Recommended Commercial Operating Conditions**

			_	-8	-	-7	_	-6	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
f <sub>MAX_GDDR</sub>	DDRX1 Clock Frequency	ECP3-70EA/95EA	_	250	_	250	_	250	MHz
t <sub>DVBGDDR</sub>	Data Valid Before CLK	ECP3-35EA	683	_	688	_	690	_	ps
t <sub>DVAGDDR</sub>	Data Valid After CLK	ECP3-35EA	683	_	688	_	690	_	ps
f <sub>MAX_GDDR</sub>	DDRX1 Clock Frequency	ECP3-35EA	_	250	_	250	_	250	MHz
t <sub>DVBGDDR</sub>	Data Valid Before CLK	ECP3-17EA	683	_	688	_	690	_	ps
t <sub>DVAGDDR</sub>	Data Valid After CLK	ECP3-17EA	683	_	688	_	690	_	ps
f <sub>MAX GDDR</sub>	DDRX1 Clock Frequency	ECP3-17EA	_	250	-	250	_	250	MHz
Generic DDRX1 O	utput with Clock and Data Aligi	ned at Pin (GDDRX1_TX.	SCLK.Ali	igned) <sup>10</sup>	l		l	l	1
t <sub>DIBGDDR</sub>	Data Invalid Before Clock	ECP3-150EA	_	335	_	338	_	341	ps
t <sub>DIAGDDR</sub>	Data Invalid After Clock	ECP3-150EA	_	335	_	338	_	341	ps
f <sub>MAX_GDDR</sub>	DDRX1 Clock Frequency	ECP3-150EA	_	250	_	250	_	250	MHz
t <sub>DIBGDDR</sub>	Data Invalid Before Clock	ECP3-70EA/95EA	_	339	_	343	_	347	ps
t <sub>DIAGDDR</sub>	Data Invalid After Clock	ECP3-70EA/95EA	_	339	_	343	_	347	ps
f <sub>MAX_GDDR</sub>	DDRX1 Clock Frequency	ECP3-70EA/95EA	_	250	_	250	_	250	MHz
t <sub>DIBGDDR</sub>	Data Invalid Before Clock	ECP3-35EA	_	322	_	320	_	321	ps
t <sub>DIAGDDR</sub>	Data Invalid After Clock	ECP3-35EA	_	322	_	320	_	321	ps
f <sub>MAX_GDDR</sub>	DDRX1 Clock Frequency	ECP3-35EA	_	250	_	250	_	250	MHz
t <sub>DIBGDDR</sub>	Data Invalid Before Clock	ECP3-17EA	_	322	_	320	_	321	ps
t <sub>DIAGDDR</sub>	Data Invalid After Clock	ECP3-17EA	_	322	_	320	_	321	ps
f <sub>MAX</sub> GDDR	DDRX1 Clock Frequency	ECP3-17EA	_	250	_	250	_	250	MHz
	output with Clock and Data (<10	Bits Wide) Centered at I	Pin (GDD	RX1 TX.	DQS.Cer	ntered) <sup>10</sup>			
Left and Right Sig		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				,			
t <sub>DVBGDDR</sub>	Data Valid Before CLK	ECP3-150EA	670	I —	670	_	670	_	ps
t <sub>DVAGDDR</sub>	Data Valid After CLK	ECP3-150EA	670	_	670	_	670	_	ps
f <sub>MAX_GDDR</sub>	DDRX1 Clock Frequency	ECP3-150EA	_	250	_	250	_	250	MHz
t <sub>DVBGDDR</sub>	Data Valid Before CLK	ECP3-70EA/95EA	657	_	652	_	650	_	ps
t <sub>DVAGDDR</sub>	Data Valid After CLK	ECP3-70EA/95EA	657	_	652	_	650	_	ps
f <sub>MAX_GDDR</sub>	DDRX1 Clock Frequency	ECP3-70EA/95EA	_	250	_	250	_	250	MHz
t <sub>DVBGDDR</sub>	Data Valid Before CLK	ECP3-35EA	670	_	675	_	676	_	ps
t <sub>DVAGDDR</sub>	Data Valid After CLK	ECP3-35EA	670	_	675	_	676	_	ps
f <sub>MAX_GDDR</sub>	DDRX1 Clock Frequency	ECP3-35EA	_	250	_	250	_	250	MHz
t <sub>DVBGDDR</sub>	Data Valid Before CLK	ECP3-17EA	670	_	670	_	670	_	ps
t <sub>DVAGDDR</sub>	Data Valid After CLK	ECP3-17EA	670	_	670	_	670	_	ps
f <sub>MAX_GDDR</sub>	DDRX1 Clock Frequency	ECP3-17EA	_	250	_	250	_	250	MHz
	output with Clock and Data (>10	Bits Wide) Aligned at Pi	n (GDDR	X2_TX.A	ligned)	l	I		<u> </u>
Left and Right Sic	les	<u> </u>							
t <sub>DIBGDDR</sub>	Data Invalid Before Clock	All ECP3EA Devices	_	200	_	210	_	220	ps
t <sub>DIAGDDR</sub>	Data Invalid After Clock	All ECP3EA Devices	_	200	_	210	_	220	ps
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	All ECP3EA Devices	_	500	_	420	_	375	MHz
	output with Clock and Data (>10				L (GDDF		QSDLL.		
Left and Right Sic	<u> </u>	,		-	•				
t <sub>DVBGDDR</sub>	Data Valid Before CLK	All ECP3EA Devices	400	_	400	_	431	_	ps
t <sub>DVAGDDR</sub>	Data Valid After CLK	All ECP3EA Devices		_	400	_	432	_	ps
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	All ECP3EA Devices		400	_	400	_	375	MHz
INIAV_GDDU		1 = 5 : 52, : 2 5 : 1000	l				L		



## LatticeECP3 Family Timing Adders 1, 2, 3, 4, 5, 7

### **Over Recommended Commercial Operating Conditions**

Buffer Type	Description	-8	-7	-6	Units
Input Adjusters	,	1	l		l
LVDS25E	LVDS, Emulated, VCCIO = 2.5 V	0.03	-0.01	-0.03	ns
LVDS25	LVDS, VCCIO = 2.5 V	0.03	0.00	-0.04	ns
BLVDS25	BLVDS, Emulated, VCCIO = 2.5 V	0.03	0.00	-0.04	ns
MLVDS25	MLVDS, Emulated, VCCIO = 2.5 V	0.03	0.00	-0.04	ns
RSDS25	RSDS, VCCIO = 2.5 V	0.03	-0.01	-0.03	ns
PPLVDS	Point-to-Point LVDS	0.03	-0.01	-0.03	ns
TRLVDS	Transition-Reduced LVDS	0.03	0.00	-0.04	ns
Mini MLVDS	Mini LVDS	0.03	-0.01	-0.03	ns
LVPECL33	LVPECL, Emulated, VCCIO = 3.3 V	0.17	0.23	0.28	ns
HSTL18_I	HSTL_18 class I, VCCIO = 1.8 V	0.20	0.17	0.13	ns
HSTL18_II	HSTL_18 class II, VCCIO = 1.8 V	0.20	0.17	0.13	ns
HSTL18D_I	Differential HSTL 18 class I	0.20	0.17	0.13	ns
HSTL18D_II	Differential HSTL 18 class II	0.20	0.17	0.13	ns
HSTL15_I	HSTL_15 class I, VCCIO = 1.5 V	0.10	0.12	0.13	ns
HSTL15D_I	Differential HSTL 15 class I	0.10	0.12	0.13	ns
SSTL33_I	SSTL_3 class I, VCCIO = 3.3 V	0.17	0.23	0.28	ns
SSTL33_II	SSTL_3 class II, VCCIO = 3.3 V	0.17	0.23	0.28	ns
SSTL33D_I	Differential SSTL_3 class I	0.17	0.23	0.28	ns
SSTL33D_II	Differential SSTL_3 class II	0.17	0.23	0.28	ns
SSTL25_I	SSTL_2 class I, VCCIO = 2.5 V	0.12	0.14	0.16	ns
SSTL25_II	SSTL_2 class II, VCCIO = 2.5 V	0.12	0.14	0.16	ns
SSTL25D_I	Differential SSTL_2 class I	0.12	0.14	0.16	ns
SSTL25D_II	Differential SSTL_2 class II	0.12	0.14	0.16	ns
SSTL18_I	SSTL_18 class I, VCCIO = 1.8 V	0.08	0.06	0.04	ns
SSTL18_II	SSTL_18 class II, VCCIO = 1.8 V	0.08	0.06	0.04	ns
SSTL18D_I	Differential SSTL_18 class I	0.08	0.06	0.04	ns
SSTL18D_II	Differential SSTL_18 class II	0.08	0.06	0.04	ns
SSTL15	SSTL_15, VCCIO = 1.5 V	0.087	0.059	0.032	ns
SSTL15D	Differential SSTL_15	0.087	0.059	0.032	ns
LVTTL33	LVTTL, VCCIO = 3.3 V	0.07	0.07	0.07	ns
LVCMOS33	LVCMOS, VCCIO = 3.3 V	0.07	0.07	0.07	ns
LVCMOS25	LVCMOS, VCCIO = 2.5 V	0.00	0.00	0.00	ns
LVCMOS18	LVCMOS, VCCIO = 1.8 V	-0.13	-0.13	-0.13	ns
LVCMOS15	LVCMOS, VCCIO = 1.5 V	-0.07	-0.07	-0.07	ns
LVCMOS12	LVCMOS, VCCIO = 1.2 V	-0.20	-0.19	-0.19	ns
PCI33	PCI, VCCIO = 3.3 V	0.07	0.07	0.07	ns
Output Adjusters			•	•	•
LVDS25E	LVDS, Emulated, VCCIO = 2.5 V	1.02	1.14	1.26	ns
LVDS25	LVDS, VCCIO = 2.5 V	-0.11	-0.07	-0.03	ns
BLVDS25	BLVDS, Emulated, VCCIO = 2.5 V	1.01	1.13	1.25	ns
MLVDS25	MLVDS, Emulated, VCCIO = 2.5 V	1.01	1.13	1.25	ns
		•			



## LatticeECP3 Maximum I/O Buffer Speed $^{1, 2, 3, 4, 5, 6}$

Buffer	Description	Max.	Units
Maximum Input Frequency		<b> </b>	I
LVDS25	LVDS, V <sub>CCIO</sub> = 2.5 V	400	MHz
MLVDS25	MLVDS, Emulated, V <sub>CCIO</sub> = 2.5 V	400	MHz
BLVDS25	BLVDS, Emulated, V <sub>CCIO</sub> = 2.5 V	400	MHz
PPLVDS	Point-to-Point LVDS	400	MHz
TRLVDS	Transition-Reduced LVDS	612	MHz
Mini LVDS	Mini LVDS	400	MHz
LVPECL33	LVPECL, Emulated, V <sub>CCIO</sub> = 3.3 V	400	MHz
HSTL18 (all supported classes)	HSTL_18 class I, II, V <sub>CCIO</sub> = 1.8 V	400	MHz
HSTL15	HSTL_15 class I, V <sub>CCIO</sub> = 1.5 V	400	MHz
SSTL33 (all supported classes)	SSTL_3 class I, II, V <sub>CCIO</sub> = 3.3 V	400	MHz
SSTL25 (all supported classes)	SSTL_2 class I, II, V <sub>CCIO</sub> = 2.5 V	400	MHz
SSTL18 (all supported classes)	SSTL_18 class I, II, V <sub>CCIO</sub> = 1.8 V	400	MHz
LVTTL33	LVTTL, V <sub>CCIO</sub> = 3.3 V	166	MHz
LVCMOS33	LVCMOS, V <sub>CCIO</sub> = 3.3 V	166	MHz
LVCMOS25	LVCMOS, V <sub>CCIO</sub> = 2.5 V	166	MHz
LVCMOS18	LVCMOS, V <sub>CCIO</sub> = 1.8 V	166	MHz
LVCMOS15	LVCMOS 1.5, V <sub>CCIO</sub> = 1.5 V	166	MHz
LVCMOS12	LVCMOS 1.2, V <sub>CCIO</sub> = 1.2 V	166	MHz
PCI33	PCI, V <sub>CCIO</sub> = 3.3 V	66	MHz
Maximum Output Frequency		•	•
LVDS25E	LVDS, Emulated, V <sub>CCIO</sub> = 2.5 V	300	MHz
LVDS25	LVDS, V <sub>CCIO</sub> = 2.5 V	612	MHz
MLVDS25	MLVDS, Emulated, V <sub>CCIO</sub> = 2.5 V	300	MHz
RSDS25	RSDS, Emulated, V <sub>CCIO</sub> = 2.5 V	612	MHz
BLVDS25	BLVDS, Emulated, V <sub>CCIO</sub> = 2.5 V	300	MHz
PPLVDS	Point-to-point LVDS	612	MHz
LVPECL33	LVPECL, Emulated, V <sub>CCIO</sub> = 3.3 V	612	MHz
Mini-LVDS	Mini LVDS	612	MHz
HSTL18 (all supported classes)	HSTL_18 class I, II, V <sub>CCIO</sub> = 1.8 V	200	MHz
HSTL15 (all supported classes)	HSTL_15 class I, V <sub>CCIO</sub> = 1.5 V	200	MHz
SSTL33 (all supported classes)	SSTL_3 class I, II, V <sub>CCIO</sub> = 3.3 V	233	MHz
SSTL25 (all supported classes)	SSTL_2 class I, II, V <sub>CCIO</sub> = 2.5 V	233	MHz
SSTL18 (all supported classes)	SSTL_18 class I, II, V <sub>CCIO</sub> = 1.8 V	266	MHz
LVTTL33	LVTTL, V <sub>CCIO</sub> = 3.3 V	166	MHz
LVCMOS33 (For all drives)	LVCMOS, 3.3 V	166	MHz
LVCMOS25 (For all drives)	LVCMOS, 2.5 V	166	MHz
LVCMOS18 (For all drives)	LVCMOS, 1.8 V	166	MHz
LVCMOS15 (For all drives)	LVCMOS, 1.5 V	166	MHz
LVCMOS12 (For all drives except 2 mA)	LVCMOS, V <sub>CCIO</sub> = 1.2 V	166	MHz
LVCMOS12 (2 mA drive)	LVCMOS, V <sub>CCIO</sub> = 1.2 V	100	MHz
	•		



## sysCLOCK PLL Timing

Parameter	Descriptions	Conditions	Clock	Min.	Тур.	Max.	Units
f <sub>IN</sub>	Input clock frequency (CLKI,		Edge clock	2		500	MHz
	CLKFB)		Primary clock <sup>4</sup>	2	_	420	MHz
f <sub>OUT</sub>	Output clock frequency (CLKOP,		Edge clock	4		500	MHz
	CLKOS)		Primary clock <sup>4</sup>	4	_	420	MHz
f <sub>OUT1</sub>	K-Divider output frequency	CLKOK		0.03125		250	MHz
f <sub>OUT2</sub>	K2-Divider output frequency	CLKOK2		0.667	_	166	MHz
$f_{VCO}$	PLL VCO frequency			500	_	1000	MHz
f <sub>PFD</sub> <sup>3</sup>	Phase detector input frequency		Edge clock	2	_	500	MHz
			Primary clock <sup>4</sup>	2	_	420	MHz
AC Charac	teristics					•	
t <sub>PA</sub>	Programmable delay unit			65	130	260	ps
	Output clock duty cycle (CLKOS, at 50% setting)		Edge clock	45	50	55	%
t <sub>DT</sub>		f <sub>OUT</sub> ≤ 250 MHz	Primary clock	45	50	55	%
		f <sub>OUT</sub> > 250 MHz	Primary clock	30	50	70	%
t <sub>CPA</sub>	Coarse phase shift error (CLKOS, at all settings)			-5	0	+5	% of period
t <sub>OPW</sub>	Output clock pulse width high or low (CLKOS)			1.8	_	_	ns
	Output clock period jitter	f <sub>OUT</sub> ≥ 420 MHz		_		200	ps
t <sub>OPJIT</sub> 1		420 MHz > f <sub>OUT</sub> ≥ 100 MHz		_	_	250	ps
		f <sub>OUT</sub> < 100 MHz		_	_	0.025	UIPP
t <sub>SK</sub>	Input clock to output clock skew when N/M = integer			_	_	500	ps
t <sub>LOCK</sub> ²	Lock time	2 to 25 MHz		_		200	us
		25 to 500 MHz		_		50	us
t <sub>UNLOCK</sub>	Reset to PLL unlock time to ensure fast reset			_	_	50	ns
t <sub>HI</sub>	Input clock high time	90% to 90%		0.5	_	_	ns
$t_{LO}$	Input clock low time	10% to 10%		0.5	_	_	ns
t <sub>IPJIT</sub>	Input clock period jitter			_	_	400	ps
t <sub>RST</sub>	Reset signal pulse width high, RSTK			10	_	_	ns
	Reset signal pulse width high, RST			500	_	_	ns

<sup>1.</sup> Jitter sample is taken over 10,000 samples of the primary PLL output with clean reference clock with no additional I/O toggling.

<sup>2.</sup> Output clock is valid after  $\rm t_{\rm LOCK}$  for PLL reset and dynamic delay adjustment.

<sup>3.</sup> Period jitter and cycle-to-cycle jitter numbers are guaranteed for  $f_{PFD} > 4$  MHz. For  $f_{PFD} < 4$  MHz, the jitter numbers may not be met in certain conditions. Please contact the factory for  $f_{PFD} < 4$  MHz.

<sup>4.</sup> When using internal feedback, maximum can be up to 500 MHz.



Figure 3-14. Jitter Transfer – 3.125 Gbps





Figure 3-15. Jitter Transfer – 2.5 Gbps





# **PCI Express Electrical and Timing Characteristics AC and DC Characteristics**

Symbol	Description	<b>Test Conditions</b>	Min	Тур	Max	Units
Transmit <sup>1</sup>		l	<u> </u>		l	
UI	Unit interval		399.88	400	400.12	ps
V <sub>TX-DIFF_P-P</sub>	Differential peak-to-peak output voltage		0.8	1.0	1.2	V
V <sub>TX-DE-RATIO</sub>	De-emphasis differential output voltage ratio		-3	-3.5	-4	dB
V <sub>TX-CM-AC_P</sub>	RMS AC peak common-mode output voltage		_	_	20	mV
V <sub>TX-RCV-DETECT</sub>	Amount of voltage change allowed during receiver detection		_	_	600	mV
V <sub>TX-DC-CM</sub>	Tx DC common mode voltage		0	_	V <sub>CCOB</sub> + 5%	V
I <sub>TX-SHORT</sub>	Output short circuit current	V <sub>TX-D+</sub> =0.0 V V <sub>TX-D-</sub> =0.0 V	_	_	90	mA
Z <sub>TX-DIFF-DC</sub>	Differential output impedance		80	100	120	Ohms
RL <sub>TX-DIFF</sub>	Differential return loss		10	_	_	dB
RL <sub>TX-CM</sub>	Common mode return loss		6.0	_	_	dB
T <sub>TX-RISE</sub>	Tx output rise time	20 to 80%	0.125	_	_	UI
T <sub>TX-FALL</sub>	Tx output fall time	20 to 80%	0.125	_	_	UI
L <sub>TX-SKEW</sub>	Lane-to-lane static output skew for all lanes in port/link		_	_	1.3	ns
T <sub>TX-EYE</sub>	Transmitter eye width		0.75	_	_	UI
T <sub>TX-EYE-MEDIAN-TO-MAX-JITTER</sub>	Maximum time between jitter median and maximum deviation from median		_	_	0.125	UI
Receive <sup>1, 2</sup>		•			•	
UI	Unit Interval		399.88	400	400.12	ps
V <sub>RX-DIFF_P-P</sub>	Differential peak-to-peak input voltage		0.34 <sup>3</sup>	_	1.2	V
V <sub>RX-IDLE-DET-DIFF_P-P</sub>	Idle detect threshold voltage		65	_	340 <sup>3</sup>	mV
V <sub>RX-CM-AC_P</sub>	Receiver common mode voltage for AC coupling		_	_	150	mV
Z <sub>RX-DIFF-DC</sub>	DC differential input impedance		80	100	120	Ohms
Z <sub>RX-DC</sub>	DC input impedance		40	50	60	Ohms
Z <sub>RX-HIGH-IMP-DC</sub>	Power-down DC input impedance		200K	_	_	Ohms
RL <sub>RX-DIFF</sub>	Differential return loss		10	_	_	dB
RL <sub>RX-CM</sub>	Common mode return loss		6.0	_	_	dB
T <sub>RX-IDLE-DET-DIFF-ENTERTIME</sub>	Maximum time required for receiver to recognize and signal an unexpected idle on link		_	_	_	ms


<sup>1.</sup> Values are measured at 2.5 Gbps.

<sup>2.</sup> Measured with external AC-coupling on the receiver.

<sup>3.</sup>Not in compliance with PCI Express 1.1 standard.



Figure 3-18. XAUI Sinusoidal Jitter Tolerance Mask



Note: The sinusoidal jitter tolerance is measured with at least 0.37 Ulpp of Deterministic jitter (Dj) and the sum of Dj and Rj (random jitter) is at least 0.55 Ulpp. Therefore, the sum of Dj, Rj and Sj (sinusoidal jitter) is at least 0.65 Ulpp (Dj = 0.37, Rj = 0.18, Sj = 0.1).



## **Pin Information Summary (Cont.)**

Pin Information Summary		ECP3-95EA			ECP3-	·150EA
Pin Typ	e	484 fpBGA	672 fpBGA	1156 fpBGA	672 fpBGA	1156 fpBGA
	Bank 0	42	60	86	60	94
	Bank 1	36	48	78	48	86
0 15	Bank 2	24	34	36	34	58
General Purpose Inputs/Outputs per bank	Bank 3	54	59	86	59	104
mpato, outputo por bank	Bank 6	63	67	86	67	104
	Bank 7	36	48	54	48	76
	Bank 8	24	24	24	24	24
	Bank 0	0	0	0	0	0
	Bank 1	0	0	0	0	0
	Bank 2	4	8	8	8	8
General Purpose Inputs per Bank	Bank 3	4	12	12	12	12
Dank	Bank 6	4	12	12	12	12
	Bank 7	4	8	8	8	8
	Bank 8	0	0	0	0	0
	Bank 0	0	0	0	0	0
	Bank 1	0	0	0	0	0
	Bank 2	0	0	0	0	0
General Purpose Outputs per Bank	Bank 3	0	0	0	0	0
Dalik	Bank 6	0	0	0	0	0
	Bank 7	0	0	0	0	0
	Bank 8	0	0	0	0	0
Total Single-Ended User I/O		295	380	490	380	586
VCC		16	32	32	32	32
VCCAUX		8	12	16	12	16
VTT		4	4	8	4	8
VCCA		4	8	16	8	16
VCCPLL		4	4	4	4	4
	Bank 0	2	4	4	4	4
	Bank 1	2	4	4	4	4
	Bank 2	2	4	4	4	4
VCCIO	Bank 3	2	4	4	4	4
	Bank 6	2	4	4	4	4
	Bank 7	2	4	4	4	4
	Bank 8	2	2	2	2	2
VCCJ		1	1	1	1	1
TAP		4	4	4	4	4
GND, GNDIO		98	139	233	139	233
NC		0	0	238	0	116
Reserved <sup>1</sup>		2	2	2	2	2
SERDES		26	52	78	52	104
Miscellaneous Pins		8	8	8	8	8
Total Bonded Pins		484	672	1156	672	1156
Total Bollaca I illo		L				_ · •