

Welcome to [E-XFL.COM](#)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

### Details

Product Status	Active
Number of LABs/CLBs	4125
Number of Logic Elements/Cells	33000
Total RAM Bits	1358848
Number of I/O	133
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-BGA
Supplier Device Package	256-FTBGA (17x17)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe3-35ea-8lftn256c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe3-35ea-8lftn256c</a>

**Figure 2-16. Per Region Secondary Clock Selection**




### Slice Clock Selection


Figure 2-17 shows the clock selections and Figure 2-18 shows the control selections for Slice0 through Slice2. All the primary clocks and seven secondary clocks are routed to this clock selection mux. Other signals can be used as a clock input to the slices via routing. Slice controls are generated from the secondary clocks/controls or other signals connected via routing.

If none of the signals are selected for both clock and control then the default value of the mux output is 1. Slice 3 does not have any registers; therefore it does not have the clock or control muxes.



**Figure 2-17. Slice0 through Slice2 Clock Selection**





**Figure 2-18. Slice0 through Slice2 Control Selection**




**Figure 2-20. Sources of Edge Clock (Left and Right Edges)**



**Figure 2-21. Sources of Edge Clock (Top Edge)**



The edge clocks have low injection delay and low skew. They are used to clock the I/O registers and thus are ideal for creating I/O interfaces with a single clock signal and a wide data bus. They are also used for DDR Memory or Generic DDR interfaces.

**Figure 2-25. Detailed sysDSP Slice Diagram**


Note: A\_ALU, B\_ALU and C\_ALU are internal signals generated by combining bits from AA, AB, BA BB and C inputs. See TN1182, LatticeECP3 sysDSP Usage Guide, for further information.

The LatticeECP2 sysDSP block supports the following basic elements.

- MULT (Multiply)
- MAC (Multiply, Accumulate)
- MULTADDSUB (Multiply, Addition/Subtraction)
- MULTADDSUBSUM (Multiply, Addition/Subtraction, Summation)

Table 2-8 shows the capabilities of each of the LatticeECP3 slices versus the above functions.

**Table 2-8. Maximum Number of Elements in a Slice**

Width of Multiply	x9	x18	x36
MULT	4	2	1/2
MAC	1	1	—
MULTADDSUB	2	1	—
MULTADDSUBSUM	1 <sup>1</sup>	1/2	—

1. One slice can implement 1/2 9x9 m9x9addsubsum and two m9x9addsubsum with two slices.


Some options are available in the four elements. The input register in all the elements can be directly loaded or can be loaded as a shift register from previous operand registers. By selecting “dynamic operation” the following operations are possible:

- In the Add/Sub option the Accumulator can be switched between addition and subtraction on every cycle.
- The loading of operands can switch between parallel and serial operations.


## MULTADDSSUB DSP Element

In this case, the operands AA and AB are multiplied and the result is added/subtracted with the result of the multiplier operation of operands BA and BB. The user can enable the input, output and pipeline registers. Figure 2-29 shows the MULTADDSSUB sysDSP element.

**Figure 2-29. MULTADDSSUB**



**Figure 2-34. Output and Tristate Block for Left and Right Edges**



### Tristate Register Block

The tristate register block registers tri-state control signals from the core of the device before they are passed to the sys/I/O buffers. The block contains a register for SDR operation and an additional register for DDR operation.

In SDR and non-gearing DDR modes, TS input feeds one of the flip-flops that then feeds the output. In DDRX2 mode, the register TS input is fed into another register that is clocked using the DQCLK0 and DQCLK1 signals. The output of this register is used as a tristate control.

### ISI Calibration

The setting for Inter-Symbol Interference (ISI) cancellation occurs in the output register block. ISI correction is only available in the DDRX2 modes. ISI calibration settings exist once per output register block, so each I/O in a DQS-12 group may have a different ISI calibration setting.

The ISI block extends output signals at certain times, as a function of recent signal history. So, if the output pattern consists of a long strings of 0's to long strings of 1's, there are no delays on output signals. However, if there are quick, successive transitions from 010, the block will stretch out the binary 1. This is because the long trail of 0's will cause these symbols to interfere with the logic 1. Likewise, if there are quick, successive transitions from 101, the block will stretch out the binary 0. This block is controlled by a 3-bit delay control that can be set in the DQS control logic block.


For more information about this topic, please see the list of technical documentation at the end of this data sheet.

## On-Chip Programmable Termination

The LatticeECP3 supports a variety of programmable on-chip terminations options, including:

- Dynamically switchable Single-Ended Termination with programmable resistor values of 40, 50, or 60 Ohms. External termination to V<sub>tt</sub> should be used for DDR2 and DDR3 memory controller implementation.
  - Common mode termination of 80, 100, 120 Ohms for differential inputs

**Figure 2-39. On-Chip Termination**



See Table 2-12 for termination options for input modes.

**Table 2-12. On-Chip Termination Options for Input Modes**

IO_TYPE	TERMINATE to VTT <sup>1,2</sup>	DIFFERENTIAL TERMINATION RESISTOR <sup>1</sup>
LVDS25	þ	80, 100, 120
BLVDS25	þ	80, 100, 120
MLVDS	þ	80, 100, 120
HSTL18_I	40, 50, 60	þ
HSTL18_II	40, 50, 60	þ
HSTL18D_I	40, 50, 60	þ
HSTL18D_II	40, 50, 60	þ
HSTL15_I	40, 50, 60	þ
HSTL15D_I	40, 50, 60	þ
SSTL25_I	40, 50, 60	þ
SSTL25_II	40, 50, 60	þ
SSTL25D_I	40, 50, 60	þ
SSTL25D_II	40, 50, 60	þ
SSTL18_I	40, 50, 60	þ
SSTL18_II	40, 50, 60	þ
SSTL18D_I	40, 50, 60	þ
SSTL18D_II	40, 50, 60	þ
SSTL15	40, 50, 60	þ
SSTL15D	40, 50, 60	þ

1. TERMINATE to VTT and DIFFERENTIAL TERMINATION RESISTOR when turned on can only have one setting per bank. Only left and right banks have this feature.

Use of TERMINATE to VTT and DIFFERENTIAL TERMINATION RESISTOR are mutually exclusive in an I/O bank.

On-chip termination tolerance  $\pm 20\%$

2. External termination to VTT should be used when implementing DDR2 and DDR3 memory controller.

## SERDES Power Supply Requirements<sup>1, 2, 3</sup>

### Over Recommended Operating Conditions


Symbol	Description	Typ.	Max.	Units
<b>Standby (Power Down)</b>				
I <sub>CCA-SB</sub>	V <sub>CCA</sub> current (per channel)	3	5	mA
I <sub>CCIB-SB</sub>	Input buffer current (per channel)	—	—	mA
I <sub>CCOB-SB</sub>	Output buffer current (per channel)	—	—	mA
<b>Operating (Data Rate = 3.2 Gbps)</b>				
I <sub>CCA-OP</sub>	V <sub>CCA</sub> current (per channel)	68	77	mA
I <sub>CCIB-OP</sub>	Input buffer current (per channel)	5	7	mA
I <sub>CCOB-OP</sub>	Output buffer current (per channel)	19	25	mA
<b>Operating (Data Rate = 2.5 Gbps)</b>				
I <sub>CCA-OP</sub>	V <sub>CCA</sub> current (per channel)	66	76	mA
I <sub>CCIB-OP</sub>	Input buffer current (per channel)	4	5	mA
I <sub>CCOB-OP</sub>	Output buffer current (per channel)	15	18	mA
<b>Operating (Data Rate = 1.25 Gbps)</b>				
I <sub>CCA-OP</sub>	V <sub>CCA</sub> current (per channel)	62	72	mA
I <sub>CCIB-OP</sub>	Input buffer current (per channel)	4	5	mA
I <sub>CCOB-OP</sub>	Output buffer current (per channel)	15	18	mA
<b>Operating (Data Rate = 250 Mbps)</b>				
I <sub>CCA-OP</sub>	V <sub>CCA</sub> current (per channel)	55	65	mA
I <sub>CCIB-OP</sub>	Input buffer current (per channel)	4	5	mA
I <sub>CCOB-OP</sub>	Output buffer current (per channel)	14	17	mA
<b>Operating (Data Rate = 150 Mbps)</b>				
I <sub>CCA-OP</sub>	V <sub>CCA</sub> current (per channel)	55	65	mA
I <sub>CCIB-OP</sub>	Input buffer current (per channel)	4	5	mA
I <sub>CCOB-OP</sub>	Output buffer current (per channel)	14	17	mA

1. Equalization enabled, pre-emphasis disabled.
2. One quarter of the total quad power (includes contribution from common circuits, all channels in the quad operating, pre-emphasis disabled, equalization enabled).
3. Pre-emphasis adds 20 mA to ICCA-OP data.

## LVPECL33

The LatticeECP3 devices support the differential LVPECL standard. This standard is emulated using complementary LVCMS outputs in conjunction with a parallel resistor across the driver outputs. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-3 is one possible solution for point-to-point signals.

**Figure 3-3. Differential LVPECL33**



**Table 3-3. LVPECL33 DC Conditions<sup>1</sup>**

Over Recommended Operating Conditions

Parameter	Description	Typical	Units
$V_{CCIO}$	Output Driver Supply (+/-5%)	3.30	V
$Z_{OUT}$	Driver Impedance	10	$\Omega$
$R_S$	Driver Series Resistor (+/-1%)	93	$\Omega$
$R_P$	Driver Parallel Resistor (+/-1%)	196	$\Omega$
$R_T$	Receiver Termination (+/-1%)	100	$\Omega$
$V_{OH}$	Output High Voltage	2.05	V
$V_{OL}$	Output Low Voltage	1.25	V
$V_{OD}$	Output Differential Voltage	0.80	V
$V_{CM}$	Output Common Mode Voltage	1.65	V
$Z_{BACK}$	Back Impedance	100.5	$\Omega$
$I_{DC}$	DC Output Current	12.11	mA

1. For input buffer, see LVDS table.

## Register-to-Register Performance<sup>1, 2, 3</sup>

Function	-8 Timing	Units
18x18 Multiply/Accumulate (Input & Output Registers)	200	MHz
18x18 Multiply-Add/Sub (All Registers)	400	MHz

1. These timing numbers were generated using ispLEVER tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.
2. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Diamond or ispLEVER software.
3. For details on -9 speed grade devices, please contact your Lattice Sales Representative.

## Derating Timing Tables

Logic timing provided in the following sections of this data sheet and the Diamond and ispLEVER design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Diamond and ispLEVER design tools can provide logic timing numbers at a particular temperature and voltage.

## LatticeECP3 External Switching Characteristics<sup>1, 2, 3, 13</sup>

Over Recommended Commercial Operating Conditions

Parameter	Description	Device	-8		-7		-6		Units			
			Min.	Max.	Min.	Max.	Min.	Max.				
<b>Clocks</b>												
<b>Primary Clock<sup>6</sup></b>												
f <sub>MAX_PRI</sub>	Frequency for Primary Clock Tree	ECP3-150EA	—	500	—	420	—	375	MHz			
t <sub>W_PRI</sub>	Clock Pulse Width for Primary Clock	ECP3-150EA	0.8	—	0.9	—	1.0	—	ns			
t <sub>SKEW_PRI</sub>	Primary Clock Skew Within a Device	ECP3-150EA	—	300	—	330	—	360	ps			
t <sub>SKEW_PRIB</sub>	Primary Clock Skew Within a Bank	ECP3-150EA	—	250	—	280	—	300	ps			
f <sub>MAX_PRI</sub>	Frequency for Primary Clock Tree	ECP3-70EA/95EA	—	500	—	420	—	375	MHz			
t <sub>W_PRI</sub>	Pulse Width for Primary Clock	ECP3-70EA/95EA	0.8	—	0.9	—	1.0	—	ns			
t <sub>SKEW_PRI</sub>	Primary Clock Skew Within a Device	ECP3-70EA/95EA	—	360	—	370	—	380	ps			
t <sub>SKEW_PRIB</sub>	Primary Clock Skew Within a Bank	ECP3-70EA/95EA	—	310	—	320	—	330	ps			
f <sub>MAX_PRI</sub>	Frequency for Primary Clock Tree	ECP3-35EA	—	500	—	420	—	375	MHz			
t <sub>W_PRI</sub>	Pulse Width for Primary Clock	ECP3-35EA	0.8	—	0.9	—	1.0	—	ns			
t <sub>SKEW_PRI</sub>	Primary Clock Skew Within a Device	ECP3-35EA	—	300	—	330	—	360	ps			
t <sub>SKEW_PRIB</sub>	Primary Clock Skew Within a Bank	ECP3-35EA	—	250	—	280	—	300	ps			
f <sub>MAX_PRI</sub>	Frequency for Primary Clock Tree	ECP3-17EA	—	500	—	420	—	375	MHz			
t <sub>W_PRI</sub>	Pulse Width for Primary Clock	ECP3-17EA	0.8	—	0.9	—	1.0	—	ns			
t <sub>SKEW_PRI</sub>	Primary Clock Skew Within a Device	ECP3-17EA	—	310	—	340	—	370	ps			
t <sub>SKEW_PRIB</sub>	Primary Clock Skew Within a Bank	ECP3-17EA	—	220	—	230	—	240	ps			
<b>Edge Clock<sup>6</sup></b>												
f <sub>MAX_EDGE</sub>	Frequency for Edge Clock	ECP3-150EA	—	500	—	420	—	375	MHz			
t <sub>W_EDGE</sub>	Clock Pulse Width for Edge Clock	ECP3-150EA	0.9	—	1.0	—	1.2	—	ns			
t <sub>SKEW_EDGE_DQS</sub>	Edge Clock Skew Within an Edge of the Device	ECP3-150EA	—	200	—	210	—	220	ps			
f <sub>MAX_EDGE</sub>	Frequency for Edge Clock	ECP3-70EA/95EA	—	500	—	420	—	375	MHz			
t <sub>W_EDGE</sub>	Clock Pulse Width for Edge Clock	ECP3-70EA/95EA	0.9	—	1.0	—	1.2	—	ns			
t <sub>SKEW_EDGE_DQS</sub>	Edge Clock Skew Within an Edge of the Device	ECP3-70EA/95EA	—	200	—	210	—	220	ps			
f <sub>MAX_EDGE</sub>	Frequency for Edge Clock	ECP3-35EA	—	500	—	420	—	375	MHz			
t <sub>W_EDGE</sub>	Clock Pulse Width for Edge Clock	ECP3-35EA	0.9	—	1.0	—	1.2	—	ns			
t <sub>SKEW_EDGE_DQS</sub>	Edge Clock Skew Within an Edge of the Device	ECP3-35EA	—	200	—	210	—	220	ps			
f <sub>MAX_EDGE</sub>	Frequency for Edge Clock	ECP3-17EA	—	500	—	420	—	375	MHz			
t <sub>W_EDGE</sub>	Clock Pulse Width for Edge Clock	ECP3-17EA	0.9	—	1.0	—	1.2	—	ns			
t <sub>SKEW_EDGE_DQS</sub>	Edge Clock Skew Within an Edge of the Device	ECP3-17EA	—	200	—	210	—	220	ps			
<b>Generic SDR</b>												
<b>General I/O Pin Parameters Using Dedicated Clock Input Primary Clock Without PLL<sup>2</sup></b>												
t <sub>CO</sub>	Clock to Output - PIO Output Register	ECP3-150EA	—	3.9	—	4.3	—	4.7	ns			
t <sub>SU</sub>	Clock to Data Setup - PIO Input Register	ECP3-150EA	0.0	—	0.0	—	0.0	—	ns			
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	ECP3-150EA	1.5	—	1.7	—	2.0	—	ns			
t <sub>SU_DEL</sub>	Clock to Data Setup - PIO Input Register with Data Input Delay	ECP3-150EA	1.3	—	1.5	—	1.7	—	ns			

## LatticeECP3 External Switching Characteristics (Continued)<sup>1, 2, 3, 13</sup>

Over Recommended Commercial Operating Conditions

Parameter	Description	Device	-8		-7		-6		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
$f_{MAX\_GDDR}$	DDRX1 Clock Frequency	ECP3-70EA/95EA	—	250	—	250	—	250	MHz
$t_{DVBGDDR}$	Data Valid Before CLK	ECP3-35EA	683	—	688	—	690	—	ps
$t_{DVAGDDR}$	Data Valid After CLK	ECP3-35EA	683	—	688	—	690	—	ps
$f_{MAX\_GDDR}$	DDRX1 Clock Frequency	ECP3-35EA	—	250	—	250	—	250	MHz
$t_{DVBGDDR}$	Data Valid Before CLK	ECP3-17EA	683	—	688	—	690	—	ps
$t_{DVAGDDR}$	Data Valid After CLK	ECP3-17EA	683	—	688	—	690	—	ps
$f_{MAX\_GDDR}$	DDRX1 Clock Frequency	ECP3-17EA	—	250	—	250	—	250	MHz
<b>Generic DDRX1 Output with Clock and Data Aligned at Pin (GDDRX1_TX.SCLK.Aligned)<sup>10</sup></b>									
$t_{DIBGDDR}$	Data Invalid Before Clock	ECP3-150EA	—	335	—	338	—	341	ps
$t_{DIAGDDR}$	Data Invalid After Clock	ECP3-150EA	—	335	—	338	—	341	ps
$f_{MAX\_GDDR}$	DDRX1 Clock Frequency	ECP3-150EA	—	250	—	250	—	250	MHz
$t_{DIBGDDR}$	Data Invalid Before Clock	ECP3-70EA/95EA	—	339	—	343	—	347	ps
$t_{DIAGDDR}$	Data Invalid After Clock	ECP3-70EA/95EA	—	339	—	343	—	347	ps
$f_{MAX\_GDDR}$	DDRX1 Clock Frequency	ECP3-70EA/95EA	—	250	—	250	—	250	MHz
$t_{DIBGDDR}$	Data Invalid Before Clock	ECP3-35EA	—	322	—	320	—	321	ps
$t_{DIAGDDR}$	Data Invalid After Clock	ECP3-35EA	—	322	—	320	—	321	ps
$f_{MAX\_GDDR}$	DDRX1 Clock Frequency	ECP3-35EA	—	250	—	250	—	250	MHz
<b>Generic DDRX1 Output with Clock and Data (&lt;10 Bits Wide) Centered at Pin (GDDRX1_TX.DQS.Centered)<sup>10</sup></b>									
<b>Left and Right Sides</b>									
$t_{DVBGDDR}$	Data Valid Before CLK	ECP3-150EA	670	—	670	—	670	—	ps
$t_{DVAGDDR}$	Data Valid After CLK	ECP3-150EA	670	—	670	—	670	—	ps
$f_{MAX\_GDDR}$	DDRX1 Clock Frequency	ECP3-150EA	—	250	—	250	—	250	MHz
$t_{DVBGDDR}$	Data Valid Before CLK	ECP3-70EA/95EA	657	—	652	—	650	—	ps
$t_{DVAGDDR}$	Data Valid After CLK	ECP3-70EA/95EA	657	—	652	—	650	—	ps
$f_{MAX\_GDDR}$	DDRX1 Clock Frequency	ECP3-70EA/95EA	—	250	—	250	—	250	MHz
$t_{DVBGDDR}$	Data Valid Before CLK	ECP3-35EA	670	—	675	—	676	—	ps
$t_{DVAGDDR}$	Data Valid After CLK	ECP3-35EA	670	—	675	—	676	—	ps
$f_{MAX\_GDDR}$	DDRX1 Clock Frequency	ECP3-35EA	—	250	—	250	—	250	MHz
$t_{DVBGDDR}$	Data Valid Before CLK	ECP3-17EA	670	—	670	—	670	—	ps
$t_{DVAGDDR}$	Data Valid After CLK	ECP3-17EA	670	—	670	—	670	—	ps
$f_{MAX\_GDDR}$	DDRX1 Clock Frequency	ECP3-17EA	—	250	—	250	—	250	MHz
<b>Generic DDRX2 Output with Clock and Data (&gt;10 Bits Wide) Aligned at Pin (GDDRX2_TX.Aligned)</b>									
<b>Left and Right Sides</b>									
$t_{DIBGDDR}$	Data Invalid Before Clock	All ECP3EA Devices	—	200	—	210	—	220	ps
$t_{DIAGDDR}$	Data Invalid After Clock	All ECP3EA Devices	—	200	—	210	—	220	ps
$f_{MAX\_GDDR}$	DDRX2 Clock Frequency	All ECP3EA Devices	—	500	—	420	—	375	MHz
<b>Generic DDRX2 Output with Clock and Data (&gt;10 Bits Wide) Centered at Pin Using DQSDLL (GDDRX2_TX.DQSDLL.Centered)<sup>11</sup></b>									
<b>Left and Right Sides</b>									
$t_{DVBGDDR}$	Data Valid Before CLK	All ECP3EA Devices	400	—	400	—	431	—	ps
$t_{DVAGDDR}$	Data Valid After CLK	All ECP3EA Devices	400	—	400	—	432	—	ps
$f_{MAX\_GDDR}$	DDRX2 Clock Frequency	All ECP3EA Devices	—	400	—	400	—	375	MHz

## LatticeECP3 External Switching Characteristics (Continued)<sup>1, 2, 3, 13</sup>

Over Recommended Commercial Operating Conditions

Parameter	Description	Device	-8		-7		-6		Units			
			Min.	Max.	Min.	Max.	Min.	Max.				
<b>Generic DDRX2 Output with Clock and Data (&gt;10 Bits Wide) Centered at Pin Using PLL (GDDRX2_TX.PLL.Centered)<sup>10</sup></b>												
<b>Left and Right Sides</b>												
$t_{DVBGDDR}$	Data Valid Before CLK	All ECP3EA Devices	285	—	370	—	431	—	ps			
$t_{DVAGDDR}$	Data Valid After CLK	All ECP3EA Devices	285	—	370	—	432	—	ps			
$f_{MAX\_GDDR}$	DDRX2 Clock Frequency	All ECP3EA Devices	—	500	—	420	—	375	MHz			
<b>Memory Interface</b>												
<b>DDR/DDR2 I/O Pin Parameters (Input Data are Strobe Edge Aligned, Output Strobe Edge is Data Centered)<sup>4</sup></b>												
$t_{DVADQ}$	Data Valid After DQS (DDR Read)	All ECP3 Devices	—	0.225	—	0.225	—	0.225	UI			
$t_{DVEDQ}$	Data Hold After DQS (DDR Read)	All ECP3 Devices	0.64	—	0.64	—	0.64	—	UI			
$t_{DQVBS}$	Data Valid Before DQS	All ECP3 Devices	0.25	—	0.25	—	0.25	—	UI			
$t_{DQVAS}$	Data Valid After DQS	All ECP3 Devices	0.25	—	0.25	—	0.25	—	UI			
$f_{MAX\_DDR}$	DDR Clock Frequency	All ECP3 Devices	95	200	95	200	95	166	MHz			
$f_{MAX\_DDR2}$	DDR2 clock frequency	All ECP3 Devices	125	266	125	200	125	166	MHz			
<b>DDR3 (Using PLL for SCLK) I/O Pin Parameters</b>												
$t_{DVADQ}$	Data Valid After DQS (DDR Read)	All ECP3 Devices	—	0.225	—	0.225	—	0.225	UI			
$t_{DVEDQ}$	Data Hold After DQS (DDR Read)	All ECP3 Devices	0.64	—	0.64	—	0.64	—	UI			
$t_{DQVBS}$	Data Valid Before DQS	All ECP3 Devices	0.25	—	0.25	—	0.25	—	UI			
$t_{DQVAS}$	Data Valid After DQS	All ECP3 Devices	0.25	—	0.25	—	0.25	—	UI			
$f_{MAX\_DDR3}$	DDR3 clock frequency	All ECP3 Devices	300	400	266	333	266	300	MHz			
<b>DDR3 Clock Timing</b>												
$t_{CH}(\text{avg})^9$	Average High Pulse Width	All ECP3 Devices	0.47	0.53	0.47	0.53	0.47	0.53	UI			
$t_{CL}(\text{avg})^9$	Average Low Pulse Width	All ECP3 Devices	0.47	0.53	0.47	0.53	0.47	0.53	UI			
$t_{JIT}(\text{per, lck})^9$	Output Clock Period Jitter During DLL Locking Period	All ECP3 Devices	-90	90	-90	90	-90	90	ps			
$t_{JIT}(\text{cc, lck})^9$	Output Cycle-to-Cycle Period Jitter During DLL Locking Period	All ECP3 Devices	—	180	—	180	—	180	ps			

1. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Diamond or ispLEVER software.
2. General I/O timing numbers based on LVC MOS 2.5, 12mA, Fast Slew Rate, 0pf load.
3. Generic DDR timing numbers based on LVDS I/O.
4. DDR timing numbers based on SSTL25. DDR2 timing numbers based on SSTL18.
5. DDR3 timing numbers based on SSTL15.
6. Uses LVDS I/O standard.
7. The current version of software does not support per bank skew numbers; this will be supported in a future release.
8. Maximum clock frequencies are tested under best case conditions. System performance may vary upon the user environment.
9. Using settings generated by IPExpress.
10. These numbers are generated using best case PLL located in the center of the device.
11. Uses SSTL25 Class II Differential I/O Standard.
12. All numbers are generated with ispLEVER 8.1 software.
13. For details on -9 speed grade devices, please contact your Lattice Sales Representative.

## LatticeECP3 Internal Switching Characteristics<sup>1, 2, 5</sup> (Continued)

Over Recommended Commercial Operating Conditions

Parameter	Description	-8		-7		-6		Units.
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>HWREN_EBR</sub>	Hold Write/Read Enable to EBR Memory	0.141	—	0.145	—	0.149	—	ns
t <sub>SUCE_EBR</sub>	Clock Enable Setup Time to EBR Output Register	0.087	—	0.096	—	0.104	—	ns
t <sub>HCE_EBR</sub>	Clock Enable Hold Time to EBR Output Register	-0.066	—	-0.080	—	-0.094	—	ns
t <sub>SUBE_EBR</sub>	Byte Enable Set-Up Time to EBR Output Register	-0.071	—	-0.070	—	-0.068	—	ns
t <sub>HBE_EBR</sub>	Byte Enable Hold Time to EBR Output Register	0.118	—	0.098	—	0.077	—	ns
<b>DSP Block Timing<sup>3</sup></b>								
t <sub>SUI_DSP</sub>	Input Register Setup Time	0.32	—	0.36	—	0.39	—	ns
t <sub>HI_DSP</sub>	Input Register Hold Time	-0.17	—	-0.19	—	-0.21	—	ns
t <sub>SUP_DSP</sub>	Pipeline Register Setup Time	2.23	—	2.30	—	2.37	—	ns
t <sub>HP_DSP</sub>	Pipeline Register Hold Time	-1.02	—	-1.09	—	-1.15	—	ns
t <sub>SUO_DSP</sub>	Output Register Setup Time	3.09	—	3.22	—	3.34	—	ns
t <sub>HO_DSP</sub>	Output Register Hold Time	-1.67	—	-1.76	—	-1.84	—	ns
t <sub>COI_DSP</sub>	Input Register Clock to Output Time	—	3.05	—	3.35	—	3.73	ns
t <sub>COP_DSP</sub>	Pipeline Register Clock to Output Time	—	1.30	—	1.47	—	1.64	ns
t <sub>COO_DSP</sub>	Output Register Clock to Output Time	—	0.58	—	0.60	—	0.62	ns
t <sub>SUOPT_DSP</sub>	Opcode Register Setup Time	0.31	—	0.35	—	0.39	—	ns
t <sub>HOPT_DSP</sub>	Opcode Register Hold Time	-0.20	—	-0.24	—	-0.27	—	ns
t <sub>SUDATA_DSP</sub>	Cascade_data through ALU to Output Register Setup Time	1.69	—	1.94	—	2.14	—	ns
t <sub>HPDATA_DSP</sub>	Cascade_data through ALU to Output Register Hold Time	-0.58	—	-0.80	—	-0.97	—	ns

1. Internal parameters are characterized but not tested on every device.
2. Commercial timing numbers are shown. Industrial timing numbers are typically slower and can be extracted from the Diamond or ispLEVER software.
3. DSP slice is configured in Multiply Add/Sub 18 x 18 mode.
4. The output register is in Flip-flop mode.
5. For details on -9 speed grade devices, please contact your Lattice Sales Representative.

## LatticeECP3 Maximum I/O Buffer Speed (Continued)<sup>1, 2, 3, 4, 5, 6</sup>

### Over Recommended Operating Conditions

Buffer	Description	Max.	Units
PCI33	PCI, $V_{CCIO} = 3.3$ V	66	MHz

1. These maximum speeds are characterized but not tested on every device.
2. Maximum I/O speed for differential output standards emulated with resistors depends on the layout.
3. LVC MOS timing is measured with the load specified in the Switching Test Conditions table of this document.
4. All speeds are measured at fast slew.
5. Actual system operation may vary depending on user logic implementation.
6. Maximum data rate equals 2 times the clock rate when utilizing DDR.

## PCI Express Electrical and Timing Characteristics

### AC and DC Characteristics

#### Over Recommended Operating Conditions

Symbol	Description	Test Conditions	Min	Typ	Max	Units
<b>Transmit<sup>1</sup></b>						
UI	Unit interval		399.88	400	400.12	ps
V <sub>TX-DIFF_P-P</sub>	Differential peak-to-peak output voltage		0.8	1.0	1.2	V
V <sub>TX-DE-RATIO</sub>	De-emphasis differential output voltage ratio		-3	-3.5	-4	dB
V <sub>TX-CM-AC_P</sub>	RMS AC peak common-mode output voltage		—	—	20	mV
V <sub>TX-RCV-DETECT</sub>	Amount of voltage change allowed during receiver detection		—	—	600	mV
V <sub>TX-DC-CM</sub>	Tx DC common mode voltage		0	—	V <sub>CCOB</sub> + 5%	V
I <sub>TX-SHORT</sub>	Output short circuit current	V <sub>TX-D+=0.0 V</sub> V <sub>TX-D-=0.0 V</sub>	—	—	90	mA
Z <sub>TX-DIFF-DC</sub>	Differential output impedance		80	100	120	Ohms
RL <sub>TX-DIFF</sub>	Differential return loss		10	—	—	dB
RL <sub>TX-CM</sub>	Common mode return loss		6.0	—	—	dB
T <sub>TX-RISE</sub>	Tx output rise time	20 to 80%	0.125	—	—	UI
T <sub>TX-FALL</sub>	Tx output fall time	20 to 80%	0.125	—	—	UI
L <sub>TX-SKEW</sub>	Lane-to-lane static output skew for all lanes in port/link		—	—	1.3	ns
T <sub>TX-EYE</sub>	Transmitter eye width		0.75	—	—	UI
T <sub>TX-EYE-MEDIAN-TO-MAX-JITTER</sub>	Maximum time between jitter median and maximum deviation from median		—	—	0.125	UI
<b>Receive<sup>1,2</sup></b>						
UI	Unit Interval		399.88	400	400.12	ps
V <sub>RX-DIFF_P-P</sub>	Differential peak-to-peak input voltage		0.34 <sup>3</sup>	—	1.2	V
V <sub>RX-IDLE-DET-DIFF_P-P</sub>	Idle detect threshold voltage		65	—	340 <sup>3</sup>	mV
V <sub>RX-CM-AC_P</sub>	Receiver common mode voltage for AC coupling		—	—	150	mV
Z <sub>RX-DIFF-DC</sub>	DC differential input impedance		80	100	120	Ohms
Z <sub>RX-DC</sub>	DC input impedance		40	50	60	Ohms
Z <sub>RX-HIGH-IMP-DC</sub>	Power-down DC input impedance		200K	—	—	Ohms
RL <sub>RX-DIFF</sub>	Differential return loss		10	—	—	dB
RL <sub>RX-CM</sub>	Common mode return loss		6.0	—	—	dB
T <sub>RX-IDLE-DET-DIFF-ENTERTIME</sub>	Maximum time required for receiver to recognize and signal an unexpected idle on link		—	—	—	ms

1. Values are measured at 2.5 Gbps.

2. Measured with external AC-coupling on the receiver.

3. Not in compliance with PCI Express 1.1 standard.

**Point-to-Point LVDS (PPLVDS)**
**Over Recommended Operating Conditions**

Description	Min.	Typ.	Max.	Units
Output driver supply (+/- 5%)	3.14	3.3	3.47	V
	2.25	2.5	2.75	V
Input differential voltage	100	—	400	mV
Input common mode voltage	0.2	—	2.3	V
Output differential voltage	130	—	400	mV
Output common mode voltage	0.5	0.8	1.4	V

**RSDS**
**Over Recommended Operating Conditions**

Parameter Symbol	Description	Min.	Typ.	Max.	Units
$V_{OD}$	Output voltage, differential, $R_T = 100$ Ohms	100	200	600	mV
$V_{OS}$	Output voltage, common mode	0.5	1.2	1.5	V
$I_{RSDS}$	Differential driver output current	1	2	6	mA
$V_{THD}$	Input voltage differential	100	—	—	mV
$V_{CM}$	Input common mode voltage	0.3	—	1.5	V
$T_R, T_F$	Output rise and fall times, 20% to 80%	—	500	—	ps
$T_{ODUTY}$	Output clock duty cycle	35	50	65	%

Note: Data is for 2 mA drive. Other differential driver current options are available.

**PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin**

PICs Associated with DQS Strobe	PIO Within PIC	DDR Strobe (DQS) and Data (DQ) Pins
<b>For Left and Right Edges of the Device</b>		
P[Edge] [n-3]	A	DQ
	B	DQ
P[Edge] [n-2]	A	DQ
	B	DQ
P[Edge] [n-1]	A	DQ
	B	DQ
P[Edge] [n]	A	[Edge]DQS <sub>n</sub>
	B	DQ
P[Edge] [n+1]	A	DQ
	B	DQ
P[Edge] [n+2]	A	DQ
	B	DQ
<b>For Top Edge of the Device</b>		
P[Edge] [n-3]	A	DQ
	B	DQ
P[Edge] [n-2]	A	DQ
	B	DQ
P[Edge] [n-1]	A	DQ
	B	DQ
P[Edge] [n]	A	[Edge]DQS <sub>n</sub>
	B	DQ
P[Edge] [n+1]	A	DQ
	B	DQ
P[Edge] [n+2]	A	DQ
	B	DQ

Note: "n" is a row PIC number.

**Pin Information Summary**

Pin Information Summary		ECP3-17EA			ECP3-35EA			ECP3-70EA		
Pin Type		256 ftBGA	328 csBGA	484 fpBGA	256 ftBGA	484 fpBGA	672 fpBGA	484 fpBGA	672 fpBGA	1156 fpBGA
General Purpose Inputs/Outputs per Bank	Bank 0	26	20	36	26	42	48	42	60	86
	Bank 1	14	10	24	14	36	36	36	48	78
	Bank 2	6	7	12	6	24	24	24	34	36
	Bank 3	18	12	44	16	54	59	54	59	86
	Bank 6	20	11	44	18	63	61	63	67	86
	Bank 7	19	26	32	19	36	42	36	48	54
	Bank 8	24	24	24	24	24	24	24	24	24
General Purpose Inputs per Bank	Bank 0	0	0	0	0	0	0	0	0	0
	Bank 1	0	0	0	0	0	0	0	0	0
	Bank 2	2	2	2	2	4	4	4	8	8
	Bank 3	0	0	0	2	4	4	4	12	12
	Bank 6	0	0	0	2	4	4	4	12	12
	Bank 7	4	4	4	4	4	4	4	8	8
	Bank 8	0	0	0	0	0	0	0	0	0
General Purpose Outputs per Bank	Bank 0	0	0	0	0	0	0	0	0	0
	Bank 1	0	0	0	0	0	0	0	0	0
	Bank 2	0	0	0	0	0	0	0	0	0
	Bank 3	0	0	0	0	0	0	0	0	0
	Bank 6	0	0	0	0	0	0	0	0	0
	Bank 7	0	0	0	0	0	0	0	0	0
	Bank 8	0	0	0	0	0	0	0	0	0
Total Single-Ended User I/O		133	116	222	133	295	310	295	380	490
VCC		6	16	16	6	16	32	16	32	32
VCCAUX		4	5	8	4	8	12	8	12	16
VTT		4	7	4	4	4	4	4	4	8
VCCA		4	6	4	4	4	8	4	8	16
VCCPLL		2	2	4	2	4	4	4	4	4
VCCIO	Bank 0	2	3	2	2	2	4	2	4	4
	Bank 1	2	3	2	2	2	4	2	4	4
	Bank 2	2	2	2	2	2	4	2	4	4
	Bank 3	2	3	2	2	2	4	2	4	4
	Bank 6	2	3	2	2	2	4	2	4	4
	Bank 7	2	3	2	2	2	4	2	4	4
	Bank 8	1	2	2	1	2	2	2	2	2
VCCJ		1	1	1	1	1	1	1	1	1
TAP		4	4	4	4	4	4	4	4	4
GND, GNDIO		51	126	98	51	98	139	98	139	233
NC		0	0	73	0	0	96	0	0	238
Reserved <sup>1</sup>		0	0	2	0	2	2	2	2	2
SERDES		26	18	26	26	26	26	26	52	78
Miscellaneous Pins		8	8	8	8	8	8	8	8	8
Total Bonded Pins		256	328	484	256	484	672	484	672	1156

## LatticeECP3 Devices, Green and Lead-Free Packaging

The following devices may have associated errata. Specific devices with associated errata will be noted with a footnote.

### Commercial

Part Number	Voltage	Grade	Power	Package <sup>1</sup>	Pins	Temp.	LUTs (K)
LFE3-17EA-6FTN256C	1.2 V	-6	STD	Lead-Free ftBGA	256	COM	17
LFE3-17EA-7FTN256C	1.2 V	-7	STD	Lead-Free ftBGA	256	COM	17
LFE3-17EA-8FTN256C	1.2 V	-8	STD	Lead-Free ftBGA	256	COM	17
LFE3-17EA-6LFTN256C	1.2 V	-6	LOW	Lead-Free ftBGA	256	COM	17
LFE3-17EA-7LFTN256C	1.2 V	-7	LOW	Lead-Free ftBGA	256	COM	17
LFE3-17EA-8LFTN256C	1.2 V	-8	LOW	Lead-Free ftBGA	256	COM	17
LFE3-17EA-6MG328C	1.2 V	-6	STD	Green csBGA	328	COM	17
LFE3-17EA-7MG328C	1.2 V	-7	STD	Green csBGA	328	COM	17
LFE3-17EA-8MG328C	1.2 V	-8	STD	Green csBGA	328	COM	17
LFE3-17EA-6LMG328C	1.2 V	-6	LOW	Green csBGA	328	COM	17
LFE3-17EA-7LMG328C	1.2 V	-7	LOW	Green csBGA	328	COM	17
LFE3-17EA-8LMG328C	1.2 V	-8	LOW	Green csBGA	328	COM	17
LFE3-17EA-6FN484C	1.2 V	-6	STD	Lead-Free fpBGA	484	COM	17
LFE3-17EA-7FN484C	1.2 V	-7	STD	Lead-Free fpBGA	484	COM	17
LFE3-17EA-8FN484C	1.2 V	-8	STD	Lead-Free fpBGA	484	COM	17
LFE3-17EA-6LFN484C	1.2 V	-6	LOW	Lead-Free fpBGA	484	COM	17
LFE3-17EA-7LFN484C	1.2 V	-7	LOW	Lead-Free fpBGA	484	COM	17
LFE3-17EA-8LFN484C	1.2 V	-8	LOW	Lead-Free fpBGA	484	COM	17

1. Green = Halogen free and lead free.

Part Number	Voltage	Grade <sup>1</sup>	Power	Package	Pins	Temp.	LUTs (K)
LFE3-35EA-6FTN256C	1.2 V	-6	STD	Lead-Free ftBGA	256	COM	33
LFE3-35EA-7FTN256C	1.2 V	-7	STD	Lead-Free ftBGA	256	COM	33
LFE3-35EA-8FTN256C	1.2 V	-8	STD	Lead-Free ftBGA	256	COM	33
LFE3-35EA-6LFTN256C	1.2 V	-6	LOW	Lead-Free ftBGA	256	COM	33
LFE3-35EA-7LFTN256C	1.2 V	-7	LOW	Lead-Free ftBGA	256	COM	33
LFE3-35EA-8LFTN256C	1.2 V	-8	LOW	Lead-Free ftBGA	256	COM	33
LFE3-35EA-6FN484C	1.2 V	-6	STD	Lead-Free fpBGA	484	COM	33
LFE3-35EA-7FN484C	1.2 V	-7	STD	Lead-Free fpBGA	484	COM	33
LFE3-35EA-8FN484C	1.2 V	-8	STD	Lead-Free fpBGA	484	COM	33
LFE3-35EA-6LFN484C	1.2 V	-6	LOW	Lead-Free fpBGA	484	COM	33
LFE3-35EA-7LFN484C	1.2 V	-7	LOW	Lead-Free fpBGA	484	COM	33
LFE3-35EA-8LFN484C	1.2 V	-8	LOW	Lead-Free fpBGA	484	COM	33
LFE3-35EA-6FN672C	1.2 V	-6	STD	Lead-Free fpBGA	672	COM	33
LFE3-35EA-7FN672C	1.2 V	-7	STD	Lead-Free fpBGA	672	COM	33
LFE3-35EA-8FN672C	1.2 V	-8	STD	Lead-Free fpBGA	672	COM	33
LFE3-35EA-6LFN672C	1.2 V	-6	LOW	Lead-Free fpBGA	672	COM	33
LFE3-35EA-7LFN672C	1.2 V	-7	LOW	Lead-Free fpBGA	672	COM	33
LFE3-35EA-8LFN672C	1.2 V	-8	LOW	Lead-Free fpBGA	672	COM	33

1. For ordering information on -9 speed grade devices, please contact your Lattice Sales Representative.

Date	Version	Section	Change Summary
			<p>LatticeECP3 Maximum I/O Buffer Speed table – Description column, references to VCCIO = 3.0V changed to 3.3V.</p> <p>Updated SERDES External Reference Clock Waveforms.</p> <p>Transmitter and Receiver Latency Block Diagram – Updated sections of the diagram to match descriptions on the SERDES/PCS Latency Breakdown table.</p>
		Pinout Information	<p>“Logic Signal Connections” section heading renamed “Package Pinout Information”. Software menu selections within this section have been updated.</p> <p>Signal Descriptions table – Updated description for <math>V_{CCA}</math> signal.</p>
April 2012	02.2EA	Architecture	<p>Updated first paragraph of Output Register Block section.</p> <p>Updated the information about sysIO buffer pairs below Figure 2-38.</p> <p>Updated the information relating to migration between devices in the Density Shifting section.</p>
		DC and Switching Characteristics	Corrected the Definitions in the sysCLOCK PLL Timing table for $t_{RST}$ .
		Ordering Information	Updated topside marks with new logos in the Ordering Information section.
February 2012	02.1EA	All	Updated document with new corporate logo.
November 2011	02.0EA	Introduction	Added information for LatticeECP3-17EA, 328-ball csBGA package.
		Architecture	Added information for LatticeECP3-17EA, 328-ball csBGA package.
		DC and Switching Characteristics	<p>Updated LatticeECP3 Supply Current table power numbers.</p> <p>Typical Building Block Function Performance table, LatticeECP3 External Switching Characteristics table, LatticeECP3 Internal Switching Characteristics table and LatticeECP3 Family Timing Adders: Added speed grade -9 and updated speed grade -8, -7 and -6 timing numbers.</p>
		Pinout Information	Added information for LatticeECP3-17EA, 328-ball csBGA package.
		Ordering Information	<p>Added information for LatticeECP3-17EA, 328-ball csBGA package.</p> <p>Added ordering information for low power devices and -9 speed grade devices.</p>
July 2011	01.9EA	DC and Switching Characteristics	<p>Removed ESD Performance table and added reference to LatticeECP3 Product Family Qualification Summary document.</p> <p>sysCLOCK PLL Timing table, added footnote 4.</p> <p>External Reference Clock Specification table – removed reference to VREF-CM-AC and removed footnote for VREF-CM-AC.</p>
		Pinout Information	Pin Information Summary table: Corrected VCCIO Bank8 data for LatticeECP3-17EA 256-ball ftBGA package and LatticeECP-35EA 256-ball ftBGA package.
April 2011	01.8EA	Architecture	Updated Secondary Clock/Control Sources text section.
		DC and Switching Characteristics	<p>Added data for 150 Mbps to SERDES Power Supply Requirements table.</p> <p>Updated Frequencies in Table 3-6 Serial Output Timing and Levels</p> <p>Added Data for 150 Mbps to Table 3-7 Channel Output Jitter</p> <p>Corrected External Switching Characteristics table, Description for DDR3 Clock Timing, <math>t_{JIT}</math>.</p> <p>Corrected Internal Switching Characteristics table, Description for EBR Timing, <math>t_{SUWREN\_EBR}</math> and <math>t_{HWREN\_EBR}</math>.</p> <p>Added footnote 1 to sysConfig Port Timing Specifications table.</p> <p>Updated description for RX-CIDs to 150M in Table 3-9 Serial Input Data Specifications</p>