

Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	8375
Number of Logic Elements/Cells	67000
Total RAM Bits	4526080
Number of I/O	380
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BBGA
Supplier Device Package	672-FPBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe3-70ea-6fn672c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Introduction

The LatticeECP3™ (EConomy Plus Third generation) family of FPGA devices is optimized to deliver high performance features such as an enhanced DSP architecture, high speed SERDES and high speed source synchronous interfaces in an economical FPGA fabric. This combination is achieved through advances in device architecture and the use of 65 nm technology making the devices suitable for high-volume, high-speed, low-cost applications.

The LatticeECP3 device family expands look-up-table (LUT) capacity to 149K logic elements and supports up to 586 user I/Os. The LatticeECP3 device family also offers up to 320 18 x 18 multipliers and a wide range of parallel I/O standards.

The LatticeECP3 FPGA fabric is optimized with high performance and low cost in mind. The LatticeECP3 devices utilize reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic, distributed and embedded memory, Phase Locked Loops (PLLs), Delay Locked Loops (DLLs), pre-engineered source synchronous I/O support, enhanced sysDSP slices and advanced configuration support, including encryption and dual-boot capabilities.

The pre-engineered source synchronous logic implemented in the LatticeECP3 device family supports a broad range of interface standards, including DDR3, XGMII and 7:1 LVDS.

The LatticeECP3 device family also features high speed SERDES with dedicated PCS functions. High jitter tolerance and low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of popular data protocols including PCI Express, SMPTE, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit Pre-emphasis and Receive Equalization settings make the SERDES suitable for transmission and reception over various forms of media.

The LatticeECP3 devices also provide flexible, reliable and secure configuration options, such as dual-boot capability, bit-stream encryption, and TransFR field upgrade features.

The Lattice Diamond<sup>TM</sup> and ispLEVER<sup>®</sup> design software allows large complex designs to be efficiently implemented using the LatticeECP3 FPGA family. Synthesis library support for LatticeECP3 is available for popular logic synthesis tools. Diamond and ispLEVER tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeECP3 device. The tools extract the timing from the routing and back-annotate it into the design for timing verification.


Lattice provides many pre-engineered IP (Intellectual Property) modules for the LatticeECP3 family. By using these configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.



## **Primary Clock Routing**

The purpose of the primary clock routing is to distribute primary clock sources to the destination quadrants of the device. A global primary clock is a primary clock that is distributed to all quadrants. The clock routing structure in LatticeECP3 devices consists of a network of eight primary clock lines (CLK0 through CLK7) per quadrant. The primary clocks of each quadrant are generated from muxes located in the center of the device. All the clock sources are connected to these muxes. Figure 2-12 shows the clock routing for one quadrant. Each quadrant mux is identical. If desired, any clock can be routed globally.

Figure 2-12. Per Quadrant Primary Clock Selection



## **Dynamic Clock Control (DCC)**

The DCC (Quadrant Clock Enable/Disable) feature allows internal logic control of the quadrant primary clock network. When a clock network is disabled, all the logic fed by that clock does not toggle, reducing the overall power consumption of the device.

## Dynamic Clock Select (DCS)

The DCS is a smart multiplexer function available in the primary clock routing. It switches between two independent input clock sources without any glitches or runt pulses. This is achieved regardless of when the select signal is toggled. There are two DCS blocks per quadrant; in total, there are eight DCS blocks per device. The inputs to the DCS block come from the center muxes. The output of the DCS is connected to primary clocks CLK6 and CLK7 (see Figure 2-12).

Figure 2-13 shows the timing waveforms of the default DCS operating mode. The DCS block can be programmed to other modes. For more information about the DCS, please see the list of technical documentation at the end of this data sheet.

Figure 2-13. DCS Waveforms







Table 2-6. Secondary Clock Regions

Device	Number of Secondary Clock Regions
ECP3-17	16
ECP3-35	16
ECP3-70	20
ECP3-95	20
ECP3-150	36

Figure 2-15. LatticeECP3-70 and LatticeECP3-95 Secondary Clock Regions






## **Edge Clock Sources**

Edge clock resources can be driven from a variety of sources at the same edge. Edge clock resources can be driven from adjacent edge clock PIOs, primary clock PIOs, PLLs, DLLs, Slave Delay and clock dividers as shown in Figure 2-19.

Figure 2-19. Edge Clock Sources



#### Notes:

- 1. Clock inputs can be configured in differential or single ended mode.
- 2. The two DLLs can also drive the two top edge clocks.
- 3. The top left and top right PLL can also drive the two top edge clocks.

## **Edge Clock Routing**

LatticeECP3 devices have a number of high-speed edge clocks that are intended for use with the PIOs in the implementation of high-speed interfaces. There are six edge clocks per device: two edge clocks on each of the top, left, and right edges. Different PLL and DLL outputs are routed to the two muxes on the left and right sides of the device. In addition, the CLKINDEL signal (generated from the DLL Slave Delay Line block) is routed to all the edge clock muxes on the left and right sides of the device. Figure 2-20 shows the selection muxes for these clocks.



The edge clocks on the top, left, and right sides of the device can drive the secondary clocks or general routing resources of the device. The left and right side edge clocks also can drive the primary clock network through the clock dividers (CLKDIV).

## sysMEM Memory

LatticeECP3 devices contain a number of sysMEM Embedded Block RAM (EBR). The EBR consists of an 18-Kbit RAM with memory core, dedicated input registers and output registers with separate clock and clock enable. Each EBR includes functionality to support true dual-port, pseudo dual-port, single-port RAM, ROM and FIFO buffers (via external PFUs).

## sysMEM Memory Block

The sysMEM block can implement single port, dual port or pseudo dual port memories. Each block can be used in a variety of depths and widths as shown in Table 2-7. FIFOs can be implemented in sysMEM EBR blocks by implementing support logic with PFUs. The EBR block facilitates parity checking by supporting an optional parity bit for each data byte. EBR blocks provide byte-enable support for configurations with18-bit and 36-bit data widths. For more information, please see TN1179, LatticeECP3 Memory Usage Guide.

Table 2-7. sysMEM Block Configurations

Memory Mode	Configurations
Single Port	16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 9 1,024 x 18 512 x 36
True Dual Port	16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 9 1,024 x 18
Pseudo Dual Port	16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 9 1,024 x 18 512 x 36

## **Bus Size Matching**

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

## **RAM Initialization and ROM Operation**

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

## **Memory Cascading**

Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.



#### **ALU Flags**

The sysDSP slice provides a number of flags from the ALU including:

- Equal to zero (EQZ)
- Equal to zero with mask (EQZM)
- Equal to one with mask (EQOM)
- · Equal to pattern with mask (EQPAT)
- Equal to bit inverted pattern with mask (EQPATB)
- · Accumulator Overflow (OVER)
- Accumulator Underflow (UNDER)
- Either over or under flow supporting LatticeECP2 legacy designs (OVERUNDER)

## **Clock, Clock Enable and Reset Resources**

Global Clock, Clock Enable and Reset signals from routing are available to every sysDSP slice. From four clock sources (CLK0, CLK1, CLK2, and CLK3) one clock is selected for each input register, pipeline register and output register. Similarly Clock Enable (CE) and Reset (RST) are selected at each input register, pipeline register and output register.

## Resources Available in the LatticeECP3 Family

Table 2-9 shows the maximum number of multipliers for each member of the LatticeECP3 family. Table 2-10 shows the maximum available EBR RAM Blocks in each LatticeECP3 device. EBR blocks, together with Distributed RAM can be used to store variables locally for fast DSP operations.

Table 2-9. Maximum Number of DSP Slices in the LatticeECP3 Family

Device	DSP Slices	9x9 Multiplier	x9 Multiplier 18x18 Multiplier	
ECP3-17	12	48	48 24	
ECP3-35	32	128	64	16
ECP3-70	64	256	128	32
ECP3-95	64	256	128	32
ECP3-150	160	640	320	80

Table 2-10. Embedded SRAM in the LatticeECP3 Family


Device	EBR SRAM Block	Total EBR SRAM (Kbits)
ECP3-17	38	700
ECP3-35	72	1327
ECP3-70	240	4420
ECP3-95	240	4420
ECP3-150	372	6850



## Programmable I/O Cells (PIC)

Each PIC contains two PIOs connected to their respective sysl/O buffers as shown in Figure 2-32. The PIO Block supplies the output data (DO) and the tri-state control signal (TO) to the sysl/O buffer and receives input from the buffer. Table 2-11 provides the PIO signal list.

Figure 2-32. PIC Diagram



<sup>\*</sup> Signals are available on left/right/top edges only.

<sup>\*\*</sup> Signals are available on the left and right sides only

<sup>\*\*\*</sup> Selected PIO.



Please see TN1177, LatticeECP3 sysIO Usage Guide for on-chip termination usage and value ranges.

## **Equalization Filter**

Equalization filtering is available for single-ended inputs on both true and complementary I/Os, and for differential inputs on the true I/Os on the left, right, and top sides. Equalization is required to compensate for the difficulty of sampling alternating logic transitions with a relatively slow slew rate. It is considered the most useful for the Input DDRX2 modes, used in DDR3 memory, LVDS, or TRLVDS signaling. Equalization filter acts as a tunable filter with settings to determine the level of correction. In the LatticeECP3 devices, there are four settings available: 0 (none), 1, 2 and 3. The default setting is 0. The equalization logic resides in the sysI/O buffers, the two bits of setting is set uniquely in each input IOLOGIC block. Therefore, each sysI/O can have a unique equalization setting within a DQS-12 group.

## **Hot Socketing**

LatticeECP3 devices have been carefully designed to ensure predictable behavior during power-up and power-down. During power-up and power-down sequences, the I/Os remain in tri-state until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled within specified limits. Please refer to the Hot Socketing Specifications in the DC and Switching Characteristics in this data sheet.

## **SERDES and PCS (Physical Coding Sublayer)**

LatticeECP3 devices feature up to 16 channels of embedded SERDES/PCS arranged in quads at the bottom of the devices supporting up to 3.2Gbps data rate. Figure 2-40 shows the position of the quad blocks for the LatticeECP3-150 devices. Table 2-14 shows the location of available SERDES Quads for all devices.

The LatticeECP3 SERDES/PCS supports a range of popular serial protocols, including:

- PCI Express 1.1
- Ethernet (XAUI, GbE 1000 Base CS/SX/LX and SGMII)
- Serial RapidIO
- SMPTE SDI (3G, HD, SD)
- CPRI
- SONET/SDH (STS-3, STS-12, STS-48)

Each quad contains four dedicated SERDES for high speed, full duplex serial data transfer. Each quad also has a PCS block that interfaces to the SERDES channels and contains protocol specific digital logic to support the standards listed above. The PCS block also contains interface logic to the FPGA fabric. All PCS logic for dedicated protocol support can also be bypassed to allow raw 8-bit or 10-bit interfaces to the FPGA fabric.

Even though the SERDES/PCS blocks are arranged in quads, multiple baud rates can be supported within a quad with the use of dedicated, per channel ÷1, ÷2 and ÷11 rate dividers. Additionally, multiple quads can be arranged together to form larger data pipes.

For information on how to use the SERDES/PCS blocks to support specific protocols, as well on how to combine multiple protocols and baud rates within a device, please refer to TN1176, LatticeECP3 SERDES/PCS Usage Guide.



Figure 2-40. SERDES/PCS Quads (LatticeECP3-150)




Table 2-13. LatticeECP3 SERDES Standard Support

Standard	Data Rate (Mbps)	Number of General/Link Width	Encoding Style
PCI Express 1.1	2500	x1, x2, x4	8b10b
Gigabit Ethernet	1250, 2500	x1	8b10b
SGMII	1250	x1	8b10b
XAUI	3125	x4	8b10b
Serial RapidIO Type I, Serial RapidIO Type II, Serial RapidIO Type III	1250, 2500, 3125	x1, x4	8b10b
CPRI-1, CPRI-2, CPRI-3, CPRI-4	614.4, 1228.8, 2457.6, 3072.0	x1	8b10b
SD-SDI (259M, 344M)	143 <sup>1</sup> , 177 <sup>1</sup> , 270, 360, 540	x1	NRZI/Scrambled
HD-SDI (292M)	1483.5, 1485	x1	NRZI/Scrambled
3G-SDI (424M)	2967, 2970	x1	NRZI/Scrambled
SONET-STS-3 <sup>2</sup>	155.52	x1	N/A
SONET-STS-12 <sup>2</sup>	622.08	x1	N/A
SONET-STS-48 <sup>2</sup>	2488	x1	N/A

<sup>1.</sup> For slower rates, the SERDES are bypassed and CML signals are directly connected to the FPGA routing.

<sup>2.</sup> The SONET protocol is supported in 8-bit SERDES mode. See TN1176 Lattice ECP3 SERDES/PCS Usage Guide for more information.



Table 2-14.	Available	<b>SERDES</b>	Quads p	er LatticeECP3	Devices
-------------	-----------	---------------	---------	----------------	---------


Package	ECP3-17	ECP3-35	ECP3-70	ECP3-95	ECP3-150
256 ftBGA	1	1	_	_	_
328 csBGA	2 channels	_	_	_	_
484 fpBGA	1	1	1	1	
672 fpBGA	_	1	2	2	2
1156 fpBGA	_	_	3	3	4

#### **SERDES Block**

A SERDES receiver channel may receive the serial differential data stream, equalize the signal, perform Clock and Data Recovery (CDR) and de-serialize the data stream before passing the 8- or 10-bit data to the PCS logic. The SERDES transmitter channel may receive the parallel 8- or 10-bit data, serialize the data and transmit the serial bit stream through the differential drivers. Figure 2-41 shows a single-channel SERDES/PCS block. Each SERDES channel provides a recovered clock and a SERDES transmit clock to the PCS block and to the FPGA core logic.

Each transmit channel, receiver channel, and SERDES PLL shares the same power supply (VCCA). The output and input buffers of each channel have their own independent power supplies (VCCOB and VCCIB).

Figure 2-41. Simplified Channel Block Diagram for SERDES/PCS Block



#### **PCS**

As shown in Figure 2-41, the PCS receives the parallel digital data from the deserializer and selects the polarity, performs word alignment, decodes (8b/10b), provides Clock Tolerance Compensation and transfers the clock domain from the recovered clock to the FPGA clock via the Down Sample FIFO.

For the transmit channel, the PCS block receives the parallel data from the FPGA core, encodes it with 8b/10b, selects the polarity and passes the 8/10 bit data to the transmit SERDES channel.

The PCS also provides bypass modes that allow a direct 8-bit or 10-bit interface from the SERDES to the FPGA logic. The PCS interface to the FPGA can also be programmed to run at 1/2 speed for a 16-bit or 20-bit interface to the FPGA logic.



# LatticeECP3 Family Data Sheet DC and Switching Characteristics

April 2014 Data Sheet DS1021

## Absolute Maximum Ratings<sup>1, 2, 3</sup>

- 2. Compliance with the Lattice Thermal Management document is required.
- 3. All voltages referenced to GND.
- 4. Overshoot and undershoot of -2 V to (V<sub>IHMAX</sub> + 2) volts is permitted for a duration of <20 ns.

## **Recommended Operating Conditions<sup>1</sup>**

Parameter	Min.	Max.	Units
Core Supply Voltage	1.14	1.26	V
Auxiliary Supply Voltage, Terminating Resistor Switching Power Supply (SERDES)	3.135	3.465	V
PLL Supply Voltage	3.135	3.465	V
I/O Driver Supply Voltage	1.14	3.465	V
Supply Voltage for IEEE 1149.1 Test Access Port	1.14	3.465	V
Input Reference Voltage	0.5	1.7	V
Termination Voltage	0.5	1.3125	V
Junction Temperature, Commercial Operation	0	85	°C
Junction Temperature, Industrial Operation	-40	100	°C
ower Supply <sup>6</sup>			
Input Buffer Power Supply (1.2 V)	1.14	1.26	V
Input Buffer Power Supply (1.5 V)	1.425	1.575	V
Output Buffer Power Supply (1.2 V)	1.14	1.26	V
Output Buffer Power Supply (1.5 V)	1.425	1.575	V
Transmit, Receive, PLL and Reference Clock Buffer Power Supply	1.14	1.26	V
	Core Supply Voltage Auxiliary Supply Voltage, Terminating Resistor Switching Power Supply (SERDES)  PLL Supply Voltage I/O Driver Supply Voltage Supply Voltage for IEEE 1149.1 Test Access Port Input Reference Voltage Termination Voltage Junction Temperature, Commercial Operation Junction Temperature, Industrial Operation ower Supply <sup>6</sup> Input Buffer Power Supply (1.2 V) Input Buffer Power Supply (1.5 V) Output Buffer Power Supply (1.5 V) Output Buffer Power Supply (1.5 V)	Core Supply Voltage Auxiliary Supply Voltage, Terminating Resistor Switching Power Supply (SERDES)  PLL Supply Voltage 3.135 I/O Driver Supply Voltage 1.14 Supply Voltage for IEEE 1149.1 Test Access Port 1.14 Input Reference Voltage 0.5 Termination Voltage 0.5 Junction Temperature, Commercial Operation Junction Temperature, Industrial Operation ower Supply <sup>6</sup> Input Buffer Power Supply (1.2 V) Input Buffer Power Supply (1.5 V) Output Buffer Power Supply (1.2 V) 1.14 Output Buffer Power Supply (1.5 V) 1.425 Output Buffer Power Supply (1.5 V) 1.425	Core Supply Voltage Auxiliary Supply Voltage, Terminating Resistor Switching Power Supply (SERDES)  PLL Supply Voltage 3.135 3.465  I/O Driver Supply Voltage 1.14 3.465  Supply Voltage for IEEE 1149.1 Test Access Port 1.14 3.465  Input Reference Voltage 0.5 Input Reference Voltage 0.5 Junction Temperature, Commercial Operation 0 Supply  Input Buffer Power Supply (1.2 V) Input Buffer Power Supply (1.5 V)  Output Buffer Power Supply (1.5 V) 1.425 1.575  Output Buffer Power Supply (1.5 V) 1.425 1.575

For correct operation, all supplies except V<sub>REF</sub> and V<sub>TT</sub> must be held in their valid operation range. This is true independent of feature usage.

<sup>1.</sup> Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

If V<sub>CCIO</sub> or V<sub>CCJ</sub> is set to 1.2 V, they must be connected to the same power supply as V<sub>CC.</sub> If V<sub>CCIO</sub> or V<sub>CCJ</sub> is set to 3.3 V, they must be connected to the same power supply as V<sub>CCAUX</sub>.

<sup>3.</sup> See recommended voltages by I/O standard in subsequent table.

<sup>4.</sup>  $V_{CCAUX}$  ramp rate must not exceed 30 mV/ $\mu$ s during power-up when transitioning between 0 V and 3.3 V.

<sup>5.</sup> If not used, V<sub>TT</sub> should be left floating.

<sup>6.</sup> See TN1176, LatticeECP3 SERDES/PCS Usage Guide for information on board considerations for SERDES power supplies.



## Hot Socketing Specifications<sup>1, 2, 3</sup>

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
IDK_HS⁴	Input or I/O Leakage Current	$0 \le V_{IN} \le V_{IH}$ (Max.)		_	+/-1	mA
IDK⁵	Input or I/O Leakage Current	$0 \le V_{IN} < V_{CCIO}$		_	+/-1	mA
IDK	linput of 1/O Leakage Current	$V_{CCIO} \le V_{IN} \le V_{CCIO} + 0.5V$		18	_	mA

- 1. V<sub>CC</sub>, V<sub>CCAUX</sub> and V<sub>CCIO</sub> should rise/fall monotonically.
- 2.  $I_{DK}$  is additive to  $I_{PU}$ ,  $I_{PD}$  or  $I_{BH}$ .
- 3. LVCMOS and LVTTL only.
- 4. Applicable to general purpose I/O pins located on the top and bottom sides of the device.
- 5. Applicable to general purpose I/O pins located on the left and right sides of the device.

## Hot Socketing Requirements<sup>1, 2</sup>

Description	Min.	Тур.	Max.	Units
Input current per SERDES I/O pin when device is powered down and inputs driven.	-	_	8	mA

<sup>1.</sup> Assumes the device is powered down, all supplies grounded, both P and N inputs driven by CML driver with maximum allowed VCCOB (1.575 V), 8b10b data, internal AC coupling.

### **ESD Performance**

Please refer to the LatticeECP3 Product Family Qualification Summary for complete qualification data, including ESD performance.

<sup>2.</sup> Each P and N input must have less than the specified maximum input current. For a 16-channel device, the total input current would be 8 mA\*16 channels \*2 input pins per channel = 256 mA



#### MLVDS25

The LatticeECP3 devices support the differential MLVDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The MLVDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-5 is one possible solution for MLVDS standard implementation. Resistor values in Figure 3-5 are industry standard values for 1% resistors.

Figure 3-5. MLVDS25 (Multipoint Low Voltage Differential Signaling)




Table 3-5. MLVDS25 DC Conditions1

		Typical		
Parameter	Description	<b>Zo=50</b> Ω	<b>Zo=70</b> Ω	Units
V <sub>CCIO</sub>	Output Driver Supply (+/-5%)	2.50	2.50	V
Z <sub>OUT</sub>	Driver Impedance	10.00	10.00	Ω
R <sub>S</sub>	Driver Series Resistor (+/-1%)	35.00	35.00	Ω
R <sub>TL</sub>	Driver Parallel Resistor (+/-1%)	50.00	70.00	Ω
R <sub>TR</sub>	Receiver Termination (+/-1%)	50.00	70.00	Ω
V <sub>OH</sub>	Output High Voltage	1.52	1.60	V
V <sub>OL</sub>	Output Low Voltage	0.98	0.90	V
V <sub>OD</sub>	Output Differential Voltage	0.54	0.70	V
V <sub>CM</sub>	Output Common Mode Voltage	1.25	1.25	V
I <sub>DC</sub>	DC Output Current	21.74	20.00	mA

<sup>1.</sup> For input buffer, see LVDS table.



## LatticeECP3 Family Timing Adders<sup>1, 2, 3, 4, 5, 7</sup> (Continued)

### **Over Recommended Commercial Operating Conditions**

Buffer Type	Description	-8	-7	-6	Units
LVCMOS15_4mA	LVCMOS 1.5 4 mA drive, fast slew rate	0.21	0.25	0.29	ns
LVCMOS15_8mA	LVCMOS 1.5 8 mA drive, fast slew rate	0.05	0.07	0.09	ns
LVCMOS12_2mA	LVCMOS 1.2 2 mA drive, fast slew rate	0.43	0.51	0.59	ns
LVCMOS12_6mA	LVCMOS 1.2 6 mA drive, fast slew rate	0.23	0.28	0.33	ns
LVCMOS33_4mA	LVCMOS 3.3 4 mA drive, slow slew rate	1.44	1.58	1.72	ns
LVCMOS33_8mA	LVCMOS 3.3 8 mA drive, slow slew rate	0.98	1.10	1.22	ns
LVCMOS33_12mA	LVCMOS 3.3 12 mA drive, slow slew rate	0.67	0.77	0.86	ns
LVCMOS33_16mA	LVCMOS 3.3 16 mA drive, slow slew rate	0.97	1.09	1.21	ns
LVCMOS33_20mA	LVCMOS 3.3 20 mA drive, slow slew rate	0.67	0.76	0.85	ns
LVCMOS25_4mA	LVCMOS 2.5 4 mA drive, slow slew rate	1.48	1.63	1.78	ns
LVCMOS25_8mA	LVCMOS 2.5 8 mA drive, slow slew rate	1.02	1.14	1.27	ns
LVCMOS25_12mA	LVCMOS 2.5 12 mA drive, slow slew rate	0.74	0.84	0.94	ns
LVCMOS25_16mA	LVCMOS 2.5 16 mA drive, slow slew rate	1.02	1.14	1.26	ns
LVCMOS25_20mA	LVCMOS 2.5 20 mA drive, slow slew rate	0.74	0.83	0.93	ns
LVCMOS18_4mA	LVCMOS 1.8 4 mA drive, slow slew rate	1.60	1.77	1.93	ns
LVCMOS18_8mA	LVCMOS 1.8 8 mA drive, slow slew rate	1.11	1.25	1.38	ns
LVCMOS18_12mA	LVCMOS 1.8 12 mA drive, slow slew rate	0.87	0.98	1.09	ns
LVCMOS18_16mA	LVCMOS 1.8 16 mA drive, slow slew rate	0.86	0.97	1.07	ns
LVCMOS15_4mA	LVCMOS 1.5 4 mA drive, slow slew rate	1.71	1.89	2.08	ns
LVCMOS15_8mA	LVCMOS 1.5 8 mA drive, slow slew rate	1.20	1.34	1.48	ns
LVCMOS12_2mA	LVCMOS 1.2 2 mA drive, slow slew rate	1.37	1.56	1.74	ns
LVCMOS12_6mA	LVCMOS 1.2 6 mA drive, slow slew rate	1.11	1.27	1.43	ns
PCI33	PCI, VCCIO = 3.3 V	-0.12	-0.13	-0.14	ns

<sup>1.</sup> Timing adders are characterized but not tested on every device.

<sup>2.</sup> LVCMOS timing measured with the load specified in Switching Test Condition table.

<sup>3.</sup> All other standards tested according to the appropriate specifications.

<sup>4.</sup> Not all I/O standards and drive strengths are supported for all banks. See the Architecture section of this data sheet for details.

<sup>5.</sup> Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Diamond or ispLEVER software.

<sup>6.</sup> This data does not apply to the LatticeECP3-17EA device.

<sup>7.</sup> For details on –9 speed grade devices, please contact your Lattice Sales Representative.



## **SERDES High Speed Data Receiver**

Table 3-9. Serial Input Data Specifications

Symbol	Description		Min.	Тур.	Max.	Units
		3.125 G	_	_	136	
		2.5 G	_	_	144	
RX-CID <sub>S</sub>	Stream of nontransitions <sup>1</sup>	1.485 G	_	_	160	Bits
nx-cibs	(CID = Consecutive Identical Digits) @ 10 <sup>-12</sup> BER	622 M	_	_	204	Dita
		270 M	_	_	228	
		150 M	_	_	296	
V <sub>RX-DIFF-S</sub>	Differential input sensitivity		150	_	1760	mV, p-p
$V_{RX-IN}$	Input levels		0	_	V <sub>CCA</sub> +0.5 <sup>4</sup>	V
V <sub>RX-CM-DC</sub>	Input common mode range (DC coupled)		0.6	_	$V_{CCA}$	V
V <sub>RX-CM-AC</sub>	Input common mode range (AC coupled) <sup>3</sup>		0.1	_	V <sub>CCA</sub> +0.2	V
T <sub>RX-RELOCK</sub>	SCDR re-lock time <sup>2</sup>	_	1000	_	Bits	
Z <sub>RX-TERM</sub>	Input termination 50/75 Ohm/High Z		-20%	50/75/HiZ	+20%	Ohms
RL <sub>RX-RL</sub>	Return loss (without package)		10	_	_	dB

<sup>1.</sup> This is the number of bits allowed without a transition on the incoming data stream when using DC coupling.

## **Input Data Jitter Tolerance**

A receiver's ability to tolerate incoming signal jitter is very dependent on jitter type. High speed serial interface standards have recognized the dependency on jitter type and have specifications to indicate tolerance levels for different jitter types as they relate to specific protocols. Sinusoidal jitter is considered to be a worst case jitter type.

Table 3-10. Receiver Total Jitter Tolerance Specification

Description	Frequency	Condition	Min.	Тур.	Max.	Units
Deterministic		600 mV differential eye	_	_	0.47	UI, p-p
Random	3.125 Gbps	600 mV differential eye	_	_	0.18	UI, p-p
Total		600 mV differential eye	_	_	0.65	UI, p-p
Deterministic		600 mV differential eye	_	_	0.47	UI, p-p
Random	2.5 Gbps	600 mV differential eye	_	_	0.18	UI, p-p
Total		600 mV differential eye	_	_	0.65	UI, p-p
Deterministic		600 mV differential eye	_	_	0.47	UI, p-p
Random	1.25 Gbps	600 mV differential eye	_	_	0.18	UI, p-p
Total	7	600 mV differential eye	_	_	0.65	UI, p-p
Deterministic		600 mV differential eye	_	_	0.47	UI, p-p
Random	622 Mbps	600 mV differential eye	_	_	0.18	UI, p-p
Total	1	600 mV differential eye	_	_	0.65	UI, p-p

Note: Values are measured with CJPAT, all channels operating, FPGA Logic active, I/Os around SERDES pins quiet, voltages are nominal, room temperature.

<sup>2.</sup> This is the typical number of bit times to re-lock to a new phase or frequency within +/- 300 ppm, assuming 8b10b encoded data.

<sup>3.</sup> AC coupling is used to interface to LVPECL and LVDS. LVDS interfaces are found in laser drivers and Fibre Channel equipment. LVDS interfaces are generally found in 622 Mbps SERDES devices.

<sup>4.</sup> Up to 1.76 V.



## **PCI Express Electrical and Timing Characteristics AC and DC Characteristics**

## **Over Recommended Operating Conditions**

Symbol	Description	<b>Test Conditions</b>	Min	Тур	Max	Units
Transmit <sup>1</sup>		l	<u> </u>		l	
UI	Unit interval		399.88	400	400.12	ps
V <sub>TX-DIFF_P-P</sub>	Differential peak-to-peak output voltage		0.8	1.0	1.2	V
V <sub>TX-DE-RATIO</sub>	De-emphasis differential output voltage ratio		-3	-3.5	-4	dB
V <sub>TX-CM-AC_P</sub>	RMS AC peak common-mode output voltage		_	_	20	mV
V <sub>TX-RCV-DETECT</sub>	Amount of voltage change allowed during receiver detection		_	_	600	mV
V <sub>TX-DC-CM</sub>	Tx DC common mode voltage		0	_	V <sub>CCOB</sub> + 5%	V
I <sub>TX-SHORT</sub>	Output short circuit current	V <sub>TX-D+</sub> =0.0 V V <sub>TX-D-</sub> =0.0 V	_	_	90	mA
Z <sub>TX-DIFF-DC</sub>	Differential output impedance		80	100	120	Ohms
RL <sub>TX-DIFF</sub>	Differential return loss		10	_	_	dB
RL <sub>TX-CM</sub>	Common mode return loss		6.0	_	_	dB
T <sub>TX-RISE</sub>	Tx output rise time	20 to 80%	0.125	_	_	UI
T <sub>TX-FALL</sub>	Tx output fall time	20 to 80%	0.125	_	_	UI
L <sub>TX-SKEW</sub>	Lane-to-lane static output skew for all lanes in port/link		_	_	1.3	ns
T <sub>TX-EYE</sub>	Transmitter eye width		0.75	_	_	UI
T <sub>TX-EYE-MEDIAN-TO-MAX-JITTER</sub>	Maximum time between jitter median and maximum deviation from median		_	_	0.125	UI
Receive <sup>1, 2</sup>		•			•	
UI	Unit Interval		399.88	400	400.12	ps
V <sub>RX-DIFF_P-P</sub>	Differential peak-to-peak input voltage		0.34 <sup>3</sup>	_	1.2	V
V <sub>RX-IDLE-DET-DIFF_P-P</sub>	Idle detect threshold voltage		65	_	340 <sup>3</sup>	mV
V <sub>RX-CM-AC_P</sub>	Receiver common mode voltage for AC coupling		_	_	150	mV
Z <sub>RX-DIFF-DC</sub>	DC differential input impedance		80	100	120	Ohms
Z <sub>RX-DC</sub>	DC input impedance		40	50	60	Ohms
Z <sub>RX-HIGH-IMP-DC</sub>	Power-down DC input impedance		200K	_	_	Ohms
RL <sub>RX-DIFF</sub>	Differential return loss		10	_	_	dB
RL <sub>RX-CM</sub>	Common mode return loss		6.0	_	_	dB
T <sub>RX-IDLE-DET-DIFF-ENTERTIME</sub>	Maximum time required for receiver to recognize and signal an unexpected idle on link		_	_	_	ms

<sup>1.</sup> Values are measured at 2.5 Gbps.

<sup>2.</sup> Measured with external AC-coupling on the receiver.

<sup>3.</sup>Not in compliance with PCI Express 1.1 standard.



## Serial Rapid I/O Type 2/CPRI LV E.24 Electrical and Timing Characteristics AC and DC Characteristics

#### Table 3-15. Transmit

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Units
T <sub>RF</sub> <sup>1</sup>	Differential rise/fall time	20%-80%		80	_	ps
Z <sub>TX_DIFF_DC</sub>	Differential impedance		80	100	120	Ohms
J <sub>TX_DDJ</sub> <sup>3, 4, 5</sup>	Output data deterministic jitter		_	_	0.17	UI
J <sub>TX_TJ</sub> <sup>2, 3, 4, 5</sup>	Total output data jitter		_	_	0.35	UI

- 1. Rise and Fall times measured with board trace, connector and approximately 2.5pf load.
- 2. Total jitter includes both deterministic jitter and random jitter. The random jitter is the total jitter minus the actual deterministic jitter.
- 3. Jitter values are measured with each CML output AC coupled into a 50-Ohm impedance (100-Ohm differential impedance).
- 4. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.
- 5. Values are measured at 2.5 Gbps.

#### Table 3-16. Receive and Jitter Tolerance

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Units
RL <sub>RX_DIFF</sub>	Differential return loss	From 100 MHz to 2.5 GHz	10	_	_	dB
RL <sub>RX_CM</sub>	Common mode return loss	From 100 MHz to 2.5 GHz	6	_	_	dB
Z <sub>RX_DIFF</sub>	Differential termination resistance		80	100	120	Ohms
J <sub>RX_DJ</sub> <sup>2, 3, 4, 5</sup>	Deterministic jitter tolerance (peak-to-peak)		_	_	0.37	UI
J <sub>RX_RJ</sub> <sup>2, 3, 4, 5</sup>	Random jitter tolerance (peak-to-peak)		_	_	0.18	UI
J <sub>RX_SJ</sub> <sup>2, 3, 4, 5</sup>	Sinusoidal jitter tolerance (peak-to-peak)		_	_	0.10	UI
J <sub>RX_TJ</sub> <sup>1, 2, 3, 4, 5</sup>	Total jitter tolerance (peak-to-peak)		_	_	0.65	UI
T <sub>RX_EYE</sub>	Receiver eye opening		0.35	_	_	UI

- 1. Total jitter includes deterministic jitter, random jitter and sinusoidal jitter. The sinusoidal jitter tolerance mask is shown in Figure 3-18.
- 2. Jitter values are measured with each high-speed input AC coupled into a 50-Ohm impedance.
- 3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.
- 4. Jitter tolerance, Differential Input Sensitivity and Receiver Eye Opening parameters are characterized when Full Rx Equalization is enabled.
- 5. Values are measured at 2.5 Gbps.




## sysI/O Differential Electrical Characteristics

## **Transition Reduced LVDS (TRLVDS DC Specification)**

### **Over Recommended Operating Conditions**

Symbol	Description	Min.	Nom.	Max.	Units
V <sub>CCO</sub>	Driver supply voltage (+/- 5%)	3.14	3.3	3.47	V
$V_{ID}$	Input differential voltage	150	_	1200	mV
V <sub>ICM</sub>	Input common mode voltage	3	_	3.265	V
V <sub>CCO</sub>	Termination supply voltage	3.14	3.3	3.47	V
R <sub>T</sub>	Termination resistance (off-chip)	45	50	55	Ohms

Note: LatticeECP3 only supports the TRLVDS receiver.



## Mini LVDS

## **Over Recommended Operating Conditions**

Parameter Symbol	Description	Min.	Тур.	Max.	Units
Z <sub>O</sub>	Single-ended PCB trace impedance	30	50	75	Ohms
R <sub>T</sub>	Differential termination resistance	50	100	150	Ohms
V <sub>OD</sub>	Output voltage, differential, $ V_{OP} - V_{OM} $	300	_	600	mV
V <sub>OS</sub>	Output voltage, common mode, $ V_{OP} + V_{OM} /2$	1	1.2	1.4	V
$\Delta V_{OD}$	Change in V <sub>OD</sub> , between H and L	_	_	50	mV
$\Delta V_{ID}$	Change in V <sub>OS</sub> , between H and L	_	_	50	mV
$V_{THD}$	Input voltage, differential, $ V_{INP} - V_{INM} $	200	_	600	mV
V <sub>CM</sub>	Input voltage, common mode, $ V_{INP} + V_{INM} /2$	0.3+(V <sub>THD</sub> /2)	_	2.1-(V <sub>THD</sub> /2)	
$T_R, T_F$	Output rise and fall times, 20% to 80%	_	1	550	ps
T <sub>ODUTY</sub>	Output clock duty cycle	40	_	60	%

Note: Data is for 6 mA differential current drive. Other differential driver current options are available.



## PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin

PICs Associated with DQS Strobe	PIO Within PIC	DDR Strobe (DQS) and Data (DQ) Pins										
For Left and Right Edges of the Device												
P[Edge] [n-3]	А	DQ										
	В	DQ										
P[Edge] [n-2]	Α	DQ										
	В	DQ										
P[Edge] [n-1]	А	DQ										
F[Edge][II-1]	В	DQ										
P[Edge] [n]	A	[Edge]DQSn										
F[Edge] [ii]	В	DQ										
D[Edgo] [n   1]	А	DQ										
P[Edge] [n+1]	В	DQ										
D[Edgo] [n   2]	А	DQ										
P[Edge] [n+2]	В	DQ										
For Top Edge of the Devi	ce	<u> </u>										
P[Edge] [n-3]	А	DQ										
F[Edge] [II-3]	В	DQ										
P[Edge] [n-2]	A	DQ										
F[Edge] [II-2]	В	DQ										
P[Edge] [n-1]	А	DQ										
F[Edge][II-1]	В	DQ										
D[Edge] [n]	Α	[Edge]DQSn										
P[Edge] [n]	В	DQ										
P[Edge] [n+1]	Α	DQ										
	В	DQ										
P[Edge] [n+2]	Α	DQ										
I [Luge] [IITZ]	В	DQ										

Note: "n" is a row PIC number.



## LatticeECP3 Devices, Green and Lead-Free Packaging

The following devices may have associated errata. Specific devices with associated errata will be notated with a footnote.

#### Commercial

Part Number	Voltage	Grade	Power	Package <sup>1</sup>	Pins	Temp.	LUTs (K)
LFE3-17EA-6FTN256C	1.2 V	-6	STD	Lead-Free ftBGA	256	COM	17
LFE3-17EA-7FTN256C	1.2 V	<b>-</b> 7	STD	Lead-Free ftBGA	256	COM	17
LFE3-17EA-8FTN256C	1.2 V	-8	STD	Lead-Free ftBGA	256	COM	17
LFE3-17EA-6LFTN256C	1.2 V	-6	LOW	Lead-Free ftBGA	256	COM	17
LFE3-17EA-7LFTN256C	1.2 V	<b>-</b> 7	LOW	Lead-Free ftBGA	256	COM	17
LFE3-17EA-8LFTN256C	1.2 V	-8	LOW	Lead-Free ftBGA	256	COM	17
LFE3-17EA-6MG328C	1.2 V	-6	STD	Green csBGA	328	COM	17
LFE3-17EA-7MG328C	1.2 V	-7	STD	Green csBGA	328	COM	17
LFE3-17EA-8MG328C	1.2 V	-8	STD	Green csBGA	328	COM	17
LFE3-17EA-6LMG328C	1.2 V	-6	LOW	Green csBGA	328	COM	17
LFE3-17EA-7LMG328C	1.2 V	<b>-</b> 7	LOW	Green csBGA	328	COM	17
LFE3-17EA-8LMG328C	1.2 V	-8	LOW	Green csBGA	328	COM	17
LFE3-17EA-6FN484C	1.2 V	-6	STD	Lead-Free fpBGA	484	COM	17
LFE3-17EA-7FN484C	1.2 V	<b>-</b> 7	STD	Lead-Free fpBGA	484	COM	17
LFE3-17EA-8FN484C	1.2 V	-8	STD	Lead-Free fpBGA	484	COM	17
LFE3-17EA-6LFN484C	1.2 V	-6	LOW	Lead-Free fpBGA	484	COM	17
LFE3-17EA-7LFN484C	1.2 V	<b>-</b> 7	LOW	Lead-Free fpBGA	484	COM	17
LFE3-17EA-8LFN484C	1.2 V	-8	LOW	Lead-Free fpBGA	484	COM	17

<sup>1.</sup> Green = Halogen free and lead free.

Part Number	Voltage	Grade <sup>1</sup>	Power	Package	Pins	Temp.	LUTs (K)
LFE3-35EA-6FTN256C	1.2 V	-6	STD	Lead-Free ftBGA	256	COM	33
LFE3-35EA-7FTN256C	1.2 V	-7	STD	Lead-Free ftBGA	256	COM	33
LFE3-35EA-8FTN256C	1.2 V	-8	STD	Lead-Free ftBGA	256	COM	33
LFE3-35EA-6LFTN256C	1.2 V	-6	LOW	Lead-Free ftBGA	256	COM	33
LFE3-35EA-7LFTN256C	1.2 V	-7	LOW	Lead-Free ftBGA	256	COM	33
LFE3-35EA-8LFTN256C	1.2 V	-8	LOW	Lead-Free ftBGA	256	COM	33
LFE3-35EA-6FN484C	1.2 V	-6	STD	Lead-Free fpBGA	484	COM	33
LFE3-35EA-7FN484C	1.2 V	-7	STD	Lead-Free fpBGA	484	COM	33
LFE3-35EA-8FN484C	1.2 V	-8	STD	Lead-Free fpBGA	484	COM	33
LFE3-35EA-6LFN484C	1.2 V	-6	LOW	Lead-Free fpBGA	484	COM	33
LFE3-35EA-7LFN484C	1.2 V	-7	LOW	Lead-Free fpBGA	484	COM	33
LFE3-35EA-8LFN484C	1.2 V	-8	LOW	Lead-Free fpBGA	484	COM	33
LFE3-35EA-6FN672C	1.2 V	-6	STD	Lead-Free fpBGA	672	COM	33
LFE3-35EA-7FN672C	1.2 V	-7	STD	Lead-Free fpBGA	672	COM	33
LFE3-35EA-8FN672C	1.2 V	-8	STD	Lead-Free fpBGA	672	COM	33
LFE3-35EA-6LFN672C	1.2 V	-6	LOW	Lead-Free fpBGA	672	COM	33
LFE3-35EA-7LFN672C	1.2 V	<b>-</b> 7	LOW	Lead-Free fpBGA	672	COM	33
LFE3-35EA-8LFN672C	1.2 V	-8	LOW	Lead-Free fpBGA	672	COM	33

<sup>1.</sup> For ordering information on -9 speed grade devices, please contact your Lattice Sales Representative.