
E. Lattice Semiconductor Corporation - LFE3-70EA-6LFN1156I Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	8375
Number of Logic Elements/Cells	67000
Total RAM Bits	4526080
Number of I/O	490
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1156-BBGA
Supplier Device Package	1156-FPBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe3-70ea-6lfn1156i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



LatticeECP3 Family Data Sheet Introduction

February 2012

Features

- Higher Logic Density for Increased System Integration
 - 17K to 149K LUTs
 - 116 to 586 I/Os
- Embedded SERDES
 - 150 Mbps to 3.2 Gbps for Generic 8b10b, 10-bit SERDES, and 8-bit SERDES modes
 - Data Rates 230 Mbps to 3.2 Gbps per channel for all other protocols
 - Up to 16 channels per device: PCI Express, SONET/SDH, Ethernet (1GbE, SGMII, XAUI), CPRI, SMPTE 3G and Serial RapidIO

■ sysDSP[™]

- Fully cascadable slice architecture
- 12 to 160 slices for high performance multiply and accumulate
- Powerful 54-bit ALU operations
- Time Division Multiplexing MAC Sharing
- Rounding and truncation
- Each slice supports
 - -Half 36x36, two 18x18 or four 9x9 multipliers
 - Advanced 18x36 MAC and 18x18 Multiply-
 - Multiply-Accumulate (MMAC) operations

■ Flexible Memory Resources

- Up to 6.85Mbits sysMEM[™] Embedded Block RAM (EBR)
- 36K to 303K bits distributed RAM
- sysCLOCK Analog PLLs and DLLs
 Two DLLs and up to ten PLLs per device
- Pre-Engineered Source Synchronous I/O
 - DDR registers in I/O cells

Table 1-1. LatticeECP3™ Family Selection Guide

• Dedicated read/write levelling functionality

Data Sheet DS1021

- Dedicated gearing logic
- Source synchronous standards support
 ADC/DAC, 7:1 LVDS, XGMII
 Link Speed ADC/DAC devices
 - -High Speed ADC/DAC devices
- Dedicated DDR/DDR2/DDR3 memory with DQS support
- Optional Inter-Symbol Interference (ISI) correction on outputs
- Programmable sysl/OTM Buffer Supports Wide Range of Interfaces
 - On-chip termination
 - Optional equalization filter on inputs
 - LVTTL and LVCMOS 33/25/18/15/12
 - SSTL 33/25/18/15 I, II
 - HSTL15 I and HSTL18 I, II
 - PCI and Differential HSTL, SSTL
 - LVDS, Bus-LVDS, LVPECL, RSDS, MLVDS
- Flexible Device Configuration
 - Dedicated bank for configuration I/Os
 - SPI boot flash interface
 - Dual-boot images supported
 - Slave SPI
 - TransFR™ I/O for simple field updates
 - Soft Error Detect embedded macro

System Level Support

- IEEE 1149.1 and IEEE 1532 compliant
- Reveal Logic Analyzer
- ORCAstra FPGA configuration utility
- · On-chip oscillator for initialization & general use
- 1.2 V core power supply

ECP3-17	ECP3-35	ECP3-70	ECP3-95	ECP3-150
17	33	67	92	149
38	72	240	240	372
700	1327	4420	4420	6850
36	68	145	188	303
24	64	128	128	320
1	1	3	3	4
2/2	4/2	10/2	10 / 2	10/2
ls/ I/O Combinatio	ns	•		•
2/116				
4 / 133	4 / 133			
4 / 222	4 / 295	4 / 295	4 / 295	
	4 / 310	8 / 380	8 / 380	8 / 380
		12 / 490	12 / 490	16 / 586
	17 38 700 36 24 1 2 / 2 Is/ I/O Combinatio 2 / 116 4 / 133	17 33 38 72 700 1327 36 68 24 64 1 1 2/2 4/2 Is/ I/O Combinations 2/116 4/133 4/133 4/222 4/295	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$


© 2012 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Primary Clock Routing

The purpose of the primary clock routing is to distribute primary clock sources to the destination quadrants of the device. A global primary clock is a primary clock that is distributed to all quadrants. The clock routing structure in LatticeECP3 devices consists of a network of eight primary clock lines (CLK0 through CLK7) per quadrant. The primary clocks of each quadrant are generated from muxes located in the center of the device. All the clock sources are connected to these muxes. Figure 2-12 shows the clock routing for one quadrant. Each quadrant mux is identical. If desired, any clock can be routed globally.

Figure 2-12. Per Quadrant Primary Clock Selection



Dynamic Clock Control (DCC)

The DCC (Quadrant Clock Enable/Disable) feature allows internal logic control of the quadrant primary clock network. When a clock network is disabled, all the logic fed by that clock does not toggle, reducing the overall power consumption of the device.

Dynamic Clock Select (DCS)

The DCS is a smart multiplexer function available in the primary clock routing. It switches between two independent input clock sources without any glitches or runt pulses. This is achieved regardless of when the select signal is toggled. There are two DCS blocks per quadrant; in total, there are eight DCS blocks per device. The inputs to the DCS block come from the center muxes. The output of the DCS is connected to primary clocks CLK6 and CLK7 (see Figure 2-12).

Figure 2-13 shows the timing waveforms of the default DCS operating mode. The DCS block can be programmed to other modes. For more information about the DCS, please see the list of technical documentation at the end of this data sheet.




Figure 2-13. DCS Waveforms




Secondary Clock/Control Sources

LatticeECP3 devices derive eight secondary clock sources (SC0 through SC7) from six dedicated clock input pads and the rest from routing. Figure 2-14 shows the secondary clock sources. All eight secondary clock sources are defined as inputs to a per-region mux SC0-SC7. SC0-SC3 are primary for control signals (CE and/or LSR), and SC4-SC7 are for the clock.

In an actual implementation, there is some overlap to maximize routability. In addition to SC0-SC3, SC7 is also an input to the control signals (LSR or CE). SC0-SC2 are also inputs to clocks along with SC4-SC7.





Note: Clock inputs can be configured in differential or single-ended mode.

Secondary Clock/Control Routing


Global secondary clock is a secondary clock that is distributed to all regions. The purpose of the secondary clock routing is to distribute the secondary clock sources to the secondary clock regions. Secondary clocks in the LatticeECP3 devices are region-based resources. Certain EBR rows and special vertical routing channels bind the secondary clock regions. This special vertical routing channel aligns with either the left edge of the center DSP slice in the DSP row or the center of the DSP row. Figure 2-15 shows this special vertical routing channel and the 20 secondary clock regions for the LatticeECP3 family of devices. All devices in the LatticeECP3 family have eight secondary clock resources per region (SC0 to SC7). The same secondary clock routing can be used for control signals.



Edge Clock Sources

Edge clock resources can be driven from a variety of sources at the same edge. Edge clock resources can be driven from adjacent edge clock PIOs, primary clock PIOs, PLLs, DLLs, Slave Delay and clock dividers as shown in Figure 2-19.





Notes:

1. Clock inputs can be configured in differential or single ended mode.

2. The two DLLs can also drive the two top edge clocks.

3. The top left and top right PLL can also drive the two top edge clocks.

Edge Clock Routing

LatticeECP3 devices have a number of high-speed edge clocks that are intended for use with the PIOs in the implementation of high-speed interfaces. There are six edge clocks per device: two edge clocks on each of the top, left, and right edges. Different PLL and DLL outputs are routed to the two muxes on the left and right sides of the device. In addition, the CLKINDEL signal (generated from the DLL Slave Delay Line block) is routed to all the edge clock muxes on the left and right sides of the device. Figure 2-20 shows the selection muxes for these clocks.




For further information, please refer to TN1182, LatticeECP3 sysDSP Usage Guide.

MULT DSP Element

This multiplier element implements a multiply with no addition or accumulator nodes. The two operands, AA and AB, are multiplied and the result is available at the output. The user can enable the input/output and pipeline registers. Figure 2-26 shows the MULT sysDSP element.


Figure 2-26. MULT sysDSP Element



To FPGA Core







Note: Simplified diagram does not show CE/SET/REST details.

Output Register Block

The output register block registers signals from the core of the device before they are passed to the sysl/O buffers. The blocks on the left and right PIOs contain registers for SDR and full DDR operation. The topside PIO block is the same as the left and right sides except it does not support ODDRX2 gearing of output logic. ODDRX2 gearing is used in DDR3 memory interfaces. The PIO blocks on the bottom contain the SDR registers but do not support generic DDR.

Figure 2-34 shows the Output Register Block for PIOs on the left and right edges.

In SDR mode, OPOSA feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a Dtype or latch. In DDR mode, two of the inputs are fed into registers on the positive edge of the clock. At the next clock cycle, one of the registered outputs is also latched.

A multiplexer running off the same clock is used to switch the mux between the 11 and 01 inputs that will then feed the output.


A gearbox function can be implemented in the output register block that takes four data streams: OPOSA, ONEGA, OPOSB and ONEGB. All four data inputs are registered on the positive edge of the system clock and two of them are also latched. The data is then output at a high rate using a multiplexer that runs off the DQCLK0 and DQCLK1 clocks. DQCLK0 and DQCLK1 are used in this case to transfer data from the system clock to the edge clock domain. These signals are generated in the DQS Write Control Logic block. See Figure 2-37 for an overview of the DQS write control logic.

Please see TN1180, LatticeECP3 High-Speed I/O Interface for more information on this topic.

Further discussion on using the DQS strobe in this module is discussed in the DDR Memory section of this data sheet.



Figure 2-34. Output and Tristate Block for Left and Right Edges



Tristate Register Block

The tristate register block registers tri-state control signals from the core of the device before they are passed to the sysl/O buffers. The block contains a register for SDR operation and an additional register for DDR operation.

In SDR and non-gearing DDR modes, TS input feeds one of the flip-flops that then feeds the output. In DDRX2 mode, the register TS input is fed into another register that is clocked using the DQCLK0 and DQCLK1 signals. The output of this register is used as a tristate control.

ISI Calibration

The setting for Inter-Symbol Interference (ISI) cancellation occurs in the output register block. ISI correction is only available in the DDRX2 modes. ISI calibration settings exist once per output register block, so each I/O in a DQS-12 group may have a different ISI calibration setting.

The ISI block extends output signals at certain times, as a function of recent signal history. So, if the output pattern consists of a long strings of 0's to long strings of 1's, there are no delays on output signals. However, if there are quick, successive transitions from 010, the block will stretch out the binary 1. This is because the long trail of 0's will cause these symbols to interfere with the logic 1. Likewise, if there are quick, successive transitions from 101, the block will stretch out the binary 0. This block is controlled by a 3-bit delay control that can be set in the DQS control logic block.

For more information about this topic, please see the list of technical documentation at the end of this data sheet.



DC Electrical Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
$I_{\rm IL}, I_{\rm IH}^{1, 4}$	Input or I/O Low Leakage	$0 \le V_{IN} \le (V_{CCIO} - 0.2 \text{ V})$	—		10	μA
I _{IH} ^{1, 3}	Input or I/O High Leakage	$(V_{CCIO} - 0.2 \text{ V}) < V_{IN} \le 3.6 \text{ V}$	—	_	150	μA
I _{PU}	I/O Active Pull-up Current	$0 \le V_{IN} \le 0.7 V_{CCIO}$	-30		-210	μΑ
I _{PD}	I/O Active Pull-down Current	V_{IL} (MAX) $\leq V_{IN} \leq V_{CCIO}$	30		210	μΑ
I _{BHLS}	Bus Hold Low Sustaining Current	$V_{IN} = V_{IL} (MAX)$	30		—	μΑ
I _{BHHS}	Bus Hold High Sustaining Current	$V_{IN} = 0.7 V_{CCIO}$	-30	_	—	μΑ
I _{BHLO}	Bus Hold Low Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	—	_	210	μΑ
I _{BHHO}	Bus Hold High Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	—	_	-210	μA
V _{BHT}	Bus Hold Trip Points	$0 \le V_{IN} \le V_{IH}$ (MAX)	V_{IL} (MAX)	—	$V_{\rm IH}$ (MIN)	V
C1	I/O Capacitance ²		—	5	8	pf
C2	Dedicated Input Capacitance ²	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = 1.2 \text{ V}, V_{IO} = 0 \text{ to } V_{IH} \text{ (MAX)}$	—	5	7	pf

Over Recommended Operating Conditions

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. T_A 25 °C, f = 1.0 MHz.

3. Applicable to general purpose I/Os in top and bottom banks. 4. When used as V_{REF} maximum leakage= 25 μ A.




LatticeECP3 External Switching Characteristics ^{1, 2, 3, 13}

		1	-	-8	-7		-6		
Parameter	Description	Device	Min.	-8 Max.	Min.	-7 Max.	Min.	-о Max.	Units
Clocks	Description	Device	Min.	wax.	win.	wax.	MIN.	wax.	Units
Primary Clock ⁶									
	Frequency for Primary Clock Tree	ECP3-150EA	_	500		420	_	375	MHz
t _{MAX_PRI}	Clock Pulse Width for Primary			000		420		0/0	
t _{W_PRI}	Clock	ECP3-150EA	0.8	—	0.9	—	1.0	—	ns
t _{SKEW_PRI}	Primary Clock Skew Within a Device	ECP3-150EA	-	300	—	330	—	360	ps
t _{SKEW_PRIB}	Primary Clock Skew Within a Bank	ECP3-150EA	_	250	—	280	—	300	ps
f _{MAX_PRI}	Frequency for Primary Clock Tree	ECP3-70EA/95EA	-	500	—	420	-	375	MHz
t _{W_PRI}	Pulse Width for Primary Clock	ECP3-70EA/95EA	0.8	—	0.9	—	1.0	—	ns
t _{SKEW_PRI}	Primary Clock Skew Within a Device	ECP3-70EA/95EA	_	360	_	370	_	380	ps
t _{SKEW_PRIB}	Primary Clock Skew Within a Bank	ECP3-70EA/95EA	—	310	—	320	—	330	ps
f _{MAX_PRI}	Frequency for Primary Clock Tree	ECP3-35EA	—	500	—	420	—	375	MHz
t _{W_PRI}	Pulse Width for Primary Clock	ECP3-35EA	0.8	—	0.9		1.0	—	ns
t _{SKEW_PRI}	Primary Clock Skew Within a Device	ECP3-35EA	-	300	—	330	_	360	ps
t _{SKEW_PRIB}	Primary Clock Skew Within a Bank	ECP3-35EA	_	250	—	280	—	300	ps
f _{MAX_PRI}	Frequency for Primary Clock Tree	ECP3-17EA	_	500	—	420	—	375	MHz
t _{W_PRI}	Pulse Width for Primary Clock	ECP3-17EA	0.8	_	0.9	—	1.0	—	ns
t _{SKEW_PRI}	Primary Clock Skew Within a Device	ECP3-17EA	_	310	—	340	—	370	ps
t _{SKEW_PRIB}	Primary Clock Skew Within a Bank	ECP3-17EA	_	220	—	230	—	240	ps
Edge Clock ⁶	•		•			•	•	•	
f _{MAX_EDGE}	Frequency for Edge Clock	ECP3-150EA	_	500	—	420	—	375	MHz
t _{W_EDGE}	Clock Pulse Width for Edge Clock	ECP3-150EA	0.9	—	1.0	—	1.2	—	ns
t _{SKEW_EDGE_DQS}	Edge Clock Skew Within an Edge of the Device	ECP3-150EA	-	200	—	210	_	220	ps
f _{MAX_EDGE}	Frequency for Edge Clock	ECP3-70EA/95EA	—	500	—	420	—	375	MHz
t _{W_EDGE}	Clock Pulse Width for Edge Clock	ECP3-70EA/95EA	0.9	_	1.0	—	1.2	—	ns
t _{SKEW_EDGE_DQS}	Edge Clock Skew Within an Edge of the Device	ECP3-70EA/95EA	_	200	_	210	—	220	ps
f _{MAX_EDGE}	Frequency for Edge Clock	ECP3-35EA	_	500	—	420	—	375	MHz
t _{W_EDGE}	Clock Pulse Width for Edge Clock	ECP3-35EA	0. 9	—	1.0	—	1.2	—	ns
^t skew_edge_dqs	Edge Clock Skew Within an Edge of the Device	ECP3-35EA	_	200	—	210	—	220	ps
f _{MAX_EDGE}	Frequency for Edge Clock	ECP3-17EA	—	500	—	420	—	375	MHz
t _{W_EDGE}	Clock Pulse Width for Edge Clock	ECP3-17EA	0. 9	—	1.0	—	1.2	—	ns
tskew_edge_dqs	Edge Clock Skew Within an Edge of the Device	ECP3-17EA	_	200	_	210	—	220	ps
Generic SDR	•		•	•		•	•	•	·
General I/O Pin Pa	arameters Using Dedicated Clock In	put Primary Clock V	Vithout P	LL ²					
t _{CO}	Clock to Output - PIO Output Register	ECP3-150EA	_	3.9	—	4.3	—	4.7	ns
t _{SU}	Clock to Data Setup - PIO Input Register	ECP3-150EA	0.0	_	0.0		0.0	_	ns
t _H	Clock to Data Hold - PIO Input Register	ECP3-150EA	1.5	_	1.7		2.0		ns
t _{SU_DEL}	Clock to Data Setup - PIO Input Register with Data Input Delay	ECP3-150EA	1.3	—	1.5	_	1.7		ns

Over Recommended Commercial Operating Conditions









Figure 3-7. DDR/DDR2/DDR3 Parameters





LatticeECP3 Internal Switching Characteristics^{1, 2, 5}

		_	.8	_	7	_	6	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units.
PFU/PFF Logi	c Mode Timing							1
t _{LUT4_PFU}	LUT4 delay (A to D inputs to F output)		0.147		0.163		0.179	ns
t _{LUT6_PFU}	LUT6 delay (A to D inputs to OFX output)	_	0.281	—	0.335	—	0.379	ns
t _{LSR_PFU}	Set/Reset to output of PFU (Asynchronous)	—	0.593	—	0.674	—	0.756	ns
t _{LSRREC_PFU}	Asynchronous Set/Reset recovery time for PFU Logic		0.298		0.345		0.391	ns
t _{SUM_PFU}	Clock to Mux (M0,M1) Input Setup Time	0.134	—	0.144	—	0.153	_	ns
t _{HM_PFU}	Clock to Mux (M0,M1) Input Hold Time	-0.097		-0.103		-0.109	_	ns
t _{SUD_PFU}	Clock to D input setup time	0.061	—	0.068	—	0.075		ns
t _{HD_PFU}	Clock to D input hold time	0.019	—	0.013	—	0.015		ns
t _{CK2Q_PFU}	Clock to Q delay, (D-type Register Configuration)	_	0.243	—	0.273	—	0.303	ns
PFU Dual Port	Memory Mode Timing	1	1	I	1	I		1
t _{CORAM_PFU}	Clock to Output (F Port)	—	0.710	_	0.803	—	0.897	ns
t _{SUDATA_PFU}	Data Setup Time	-0.137	—	-0.155	—	-0.174	_	ns
t _{HDATA_PFU}	Data Hold Time	0.188	—	0.217	—	0.246	_	ns
t _{SUADDR_PFU}	Address Setup Time	-0.227	—	-0.257	—	-0.286	_	ns
t _{HADDR_PFU}	Address Hold Time	0.240	—	0.275	—	0.310	_	ns
t _{SUWREN_PFU}	Write/Read Enable Setup Time	-0.055	—	-0.055	—	-0.063	_	ns
t _{HWREN_PFU}	Write/Read Enable Hold Time	0.059	_	0.059	_	0.071		ns
PIC Timing								
PIO Input/Out	put Buffer Timing							
t _{IN_PIO}	Input Buffer Delay (LVCMOS25)		0.423	—	0.466	—	0.508	ns
t _{OUT_PIO}	Output Buffer Delay (LVCMOS25)		1.241	—	1.301	—	1.361	ns
IOLOGIC Inpu	t/Output Timing							•
t _{SUI_PIO}	Input Register Setup Time (Data Before Clock)	0.956	_	1.124	_	1.293	_	ns
t _{HI_PIO}	Input Register Hold Time (Data after Clock)	0.225	—	0.184	—	0.240	_	ns
t _{COO_PIO}	Output Register Clock to Output Delay ⁴	-	1.09	-	1.16	-	1.23	ns
t _{SUCE_PIO}	Input Register Clock Enable Setup Time	0.220		0.185		0.150		ns
t _{HCE_PIO}	Input Register Clock Enable Hold Time	-0.085	—	-0.072	—	-0.058		ns
t _{SULSR_PIO}	Set/Reset Setup Time	0.117	—	0.103	—	0.088	_	ns
t _{HLSR_PIO}	Set/Reset Hold Time	-0.107	—	-0.094	—	-0.081	_	ns
EBR Timing	•	1	1	1	1	1		1
t _{CO_EBR}	Clock (Read) to output from Address or Data		2.78	—	2.89	—	2.99	ns
t _{COO_EBR}	Clock (Write) to output from EBR output Register	_	0.31	_	0.32	_	0.33	ns
t _{SUDATA_EBR}	Setup Data to EBR Memory	-0.218	—	-0.227	—	-0.237	—	ns
t _{HDATA_EBR}	Hold Data to EBR Memory	0.249	_	0.257		0.265	—	ns
t _{SUADDR_EBR}	Setup Address to EBR Memory	-0.071	—	-0.070	—	-0.068	_	ns
t _{HADDR_EBR}	Hold Address to EBR Memory	0.118	—	0.098	—	0.077	_	ns
t _{SUWREN_EBR}	Setup Write/Read Enable to EBR Memory	-0.107	_	-0.106		-0.106		ns

Over Recommended Commercial Operating Conditions



LatticeECP3 sysCONFIG Port Timing Specifications

Parameter	Description		Min.	Max.	Units
	guration Initialization, and Wakeup			L	
	Time from the Application of V_{CC} , V_{CCAUX} or V_{CCIO8}^* (Whichever is the Last to Cross the POR Trip Point) to the Rising Edge of	Master mode		23	ms
t _{ICFG}	is the Last to Cross the POR Trip Point) to the Rising Edge of INITN	Slave mode		6	ms
t _{VMC}	Time from t _{ICFG} to the Valid Master MCLK	•		5	μs
t _{PRGM}	PROGRAMN Low Time to Start Configuration		25	—	ns
t _{PRGMRJ}	PROGRAMN Pin Pulse Rejection			10	ns
t _{DPPINIT}	Delay Time from PROGRAMN Low to INITN Low			37	ns
t _{DPPDONE}	Delay Time from PROGRAMN Low to DONE Low			37	ns
t _{DINIT} 1	PROGRAMN High to INITN High Delay			1	ms
t _{MWC}	Additional Wake Master Clock Signals After DONE Pin is High		100	500	cycles
t _{CZ}	MCLK From Active To Low To High-Z			300	ns
t _{IODISS}	User I/O Disable from PROGRAMN Low			100	ns
t _{IOENSS}	User I/O Enabled Time from CCLK Edge During Wake-up Sequer	nce		100	ns
All Configu	iration Modes				
t _{SUCDI}	Data Setup Time to CCLK/MCLK		5	—	ns
t _{HCDI}	Data Hold Time to CCLK/MCLK		1	—	ns
t _{CODO}	CCLK/MCLK to DOUT in Flowthrough Mode		-0.2	12	ns
Slave Seria	l				
t _{SSCH}	CCLK Minimum High Pulse		5	—	ns
t _{SSCL}	CCLK Minimum Low Pulse		5	—	ns
_		Without encryption		33	MHz
fcclk	CCLK Frequency	With encryption	_	20	MHz
Master and	Slave Parallel			•	
t _{sucs}	CSN[1:0] Setup Time to CCLK/MCLK		7	—	ns
t _{HCS}	CSN[1:0] Hold Time to CCLK/MCLK		1	—	ns
t _{SUWD}	WRITEN Setup Time to CCLK/MCLK		7	—	ns
t _{HWD}	WRITEN Hold Time to CCLK/MCLK		1	—	ns
t _{DCB}	CCLK/MCLK to BUSY Delay Time		_	12	ns
t _{CORD}	CCLK to Out for Read Data		_	12	ns
t _{BSCH}	CCLK Minimum High Pulse		6	—	ns
t _{BSCL}	CCLK Minimum Low Pulse		6	—	ns
t _{BSCYC}	Byte Slave Cycle Time		30	—	ns
fcclk	CCLK/MCLK Frequency	Without encryption With encryption		33 20	MHz MHz
Master and	Slave SPI	,,			
t _{CFGX}	INITN High to MCLK Low		_	80	ns
t _{CSSPI}	INITN High to CSSPIN Low		0.2	2	μs
tSOCDO	MCLK Low to Output Valid			15	ns
t _{CSPID}	CSSPIN[0:1] Low to First MCLK Edge Setup Time		0.3		μs
		Without encryption	_	33	MHz
fcclk	CCLK Frequency	With encryption	_	20	MHz
t _{SSCH}	CCLK Minimum High Pulse		5	—	ns

Over Recommended Operating Conditions



LatticeECP3 sysCONFIG Port Timing Specifications (Continued)


Over Recommended Operating Conditions

Parameter	Description	Min.	Max.	Units
t _{SSCL}	CCLK Minimum Low Pulse	5	_	ns
t _{HLCH}	HOLDN Low Setup Time (Relative to CCLK)	5	_	ns
t _{CHHH}	HOLDN Low Hold Time (Relative to CCLK)	5	_	ns
Master and	Slave SPI (Continued)			
t _{CHHL}	HOLDN High Hold Time (Relative to CCLK)	5	_	ns
t _{HHCH}	HOLDN High Setup Time (Relative to CCLK)	5	_	ns
t _{HLQZ}	HOLDN to Output High-Z	—	9	ns
t _{HHQX}	HOLDN to Output Low-Z	—	9	ns

1. Re-toggling the PROGRAMN pin is not permitted until the INITN pin is high. Avoid consecutive toggling of the PROGRAMN.

Parameter Min.		Max.	Units
Master Clock Frequency	Selected value - 15%	Selected value + 15%	MHz
Duty Cycle	40	60	%

Figure 3-20. sysCONFIG Parallel Port Read Cycle






sysl/O Differential Electrical Characteristics

Transition Reduced LVDS (TRLVDS DC Specification)

Over Recommended Operating Conditions

Symbol	Description	Min.	Nom.	Max.	Units
V _{CCO}	Driver supply voltage (+/- 5%)	3.14	3.3	3.47	V
V _{ID}	Input differential voltage	150	—	1200	mV
V _{ICM}	Input common mode voltage	3	—	3.265	V
V _{CCO}	Termination supply voltage	3.14	3.3	3.47	V
R _T	Termination resistance (off-chip)	45	50	55	Ohms

Note: LatticeECP3 only supports the TRLVDS receiver.



Mini LVDS

Over Recommended Operating Conditions

Parameter Symbol	Description	Min.	Тур.	Max.	Units
Z _O	Single-ended PCB trace impedance	30	50	75	Ohms
R _T	Differential termination resistance	50	100	150	Ohms
V _{OD}	Output voltage, differential, V _{OP} - V _{OM}	300	—	600	mV
V _{OS}	Output voltage, common mode, $ V_{OP} + V_{OM} /2$	1	1.2	1.4	V
ΔV _{OD}	Change in V _{OD} , between H and L	—	—	50	mV
ΔV_{ID}	Change in V _{OS} , between H and L	—	—	50	mV
V _{THD}	Input voltage, differential, V _{INP} - V _{INM}	200	—	600	mV
V _{CM}	Input voltage, common mode, $ V_{INP} + V_{INM} /2$	0.3+(V _{THD} /2)	—	2.1-(V _{THD} /2)	
T _R , T _F	Output rise and fall times, 20% to 80%	—	—	550	ps
T _{ODUTY}	Output clock duty cycle	40	_	60	%

Note: Data is for 6 mA differential current drive. Other differential driver current options are available.



PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin

PICs Associated with DQS Strobe	PIO Within PIC	DDR Strobe (DQS) and Data (DQ) Pins
For Left and Right Edges	of the Device	
P[Edge] [n-3]	А	DQ
	В	DQ
P[Edge] [n-2]	А	DQ
	В	DQ
P[Edge] [n-1]	А	DQ
	В	DQ
P[Edge] [n]	А	[Edge]DQSn
	В	DQ
P[Edge] [n+1]	А	DQ
	В	DQ
P[Edge] [n+2]	А	DQ
	В	DQ
For Top Edge of the Devic	e	·
D[Edga] [n 2]	А	DQ
P[Edge] [n-3]	В	DQ
P[Edge] [n-2]	А	DQ
	В	DQ
P[Edge] [n-1]	А	DQ
	В	DQ
D[Edga] [n]	А	[Edge]DQSn
P[Edge] [n]	В	DQ
P[Edge] [n+1]	А	DQ
	В	DQ
D[Edgo] [n 2]	А	DQ
P[Edge] [n+2]	В	DQ

Note: "n" is a row PIC number.



Pin Information Summary (Cont.)

Pin Information	Summary		ECP3-95EA		ECP3-150EA		
Pin Typ	e	484 fpBGA	672 fpBGA	1156 fpBGA	672 fpBGA	1156 fpBGA	
	Bank 0	42	60	86	60	94	
	Bank 1	36	48	78	48	86	
	Pin Type 484 fpBGA 672 fpBGA Bank 0 42 60 Bank 1 36 48 Bank 2 24 34 Bank 3 54 59 Bank 6 63 67 Bank 6 63 67 Bank 6 63 67 Bank 6 63 67 Bank 7 36 48 Bank 6 63 67 Bank 7 36 48 Bank 7 36 48 Bank 7 36 48 Bank 7 0 0 Bank 1 0 0 Bank 2 4 8 Bank 7 4 8 Bank 8 0 0 Bank 1 0 0 Bank 3 0 0 Bank 4 0 0 Bank 7 0 0 Bank 8 0 0 User I/O 8	34	36	34	58		
General Purpose Inputs/Outputs per bank	Bank 3	484 672 1156 672 fpBGA $fpBGA$ 42 60 86 60 86 60 36 48 78 48 34 36 24 34 36 34 34 36 54 59 86 59 6 36 48 54 48 48 24 24 24 24 24 36 48 54 48 24 24 24 24 24 0 0 0 0 0 0 0 0 0 0 0 4 12 12 12 12 4 12 12 12 12 4 12 12 12 12 4 8 8 8 8 16 0 0 0 0 0 16 0	104				
	Bank 6	63	67	86	672 fpBGA 60 48 34 59 67 48 24 0 0 0 12 8 12 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 139 0 2 52 8 8	104	
	Bank 7	36	48	54		76	
	Bank 8	24	24	24		24	
	Bank 0	0	0	0	0	0	
	Bank 1	0	0	0	0	0	
	Bank 2	4	8	8	8	8	
General Purpose Inputs per Bank	Bank 3	4	12	12	54 48 24 24 0 0 0 0 0 0 8 8 12 12 12 12 12 12 8 8 0 10 0 0 0 32 32 16 12 8 4 16 8 4 4 4 4	12	
Jank	Bank 6	4	12	12	12	12	
	Bank 7	4	8	8	672 fpBGA 60 48 34 59 67 48 24 0 8 12 8 0 0 0 0 380 32 12 380 32 12 4 139 0	8	
	Bank 8	0	0	0		0	
	Bank 0	0	0	0	0	0	
	Bank 1	0	0	0	0	0	
	Bank 2	0	0	0	0	0	
General Purpose Outputs per Bank	Bank 3	0	0	0	0 0 0 0 0 0 0 0 0 380 32	0	
Dalik	Bank 6	0	0	0	0	0	
	Bank 7	0	0	0	0	0	
	Bank 8	0	0	0	0	0	
Total Single-Ended User I/O		295	380	490	380	586	
VCC		16	32	32	32	32	
VCCAUX		8	12	16	12	16	
VTT		4	4	8	4	8	
VCCA		4	8	16	8	16	
VCCPLL		4	4	4	4	4	
	Bank 0	2	4	4	4	4	
	Bank 1	2	4	4	672 fpBGA 60 48 34 59 67 48 24 0 0 8 12 12 8 0 0 0 0 0 0 0 0 0 0 0 0 0 12 4 0 0 12 4 4 4 4 4 4 4 4 4 4 4 4 4 139 0 2 52 8	4	
	Bank 2	2	4	4		4	
VCCIO	Bank 3	2	4	4		4	
	Bank 6	2	4	4	4	4	
	Bank 7	2	4	4	4	4	
	Bank 8	2	2	2	2	2	
VCCJ		1	1	1	1	1	
TAP		4	4	4	4	4	
GND, GNDIO		98	139	233	139	233	
NC		0	0	238	0	116	
Reserved ¹		2	2	2	2	2	
SERDES		26	52	78	52	104	
Miscellaneous Pins		8	8	8	8	8	
Total Bonded Pins		484	672	1156	672	1156	



Package Pinout Information

Package pinout information can be found under "Data Sheets" on the LatticeECP3 product pages on the Lattice website at http://www.latticesemi.com/Products/FPGAandCPLD/LatticeECP3 and in the Diamond or ispLEVER software tools. To create pinout information from within ispLEVER Design Planner, select **Tools > Spreadsheet View**. Then select **Select File > Export** and choose a type of output file. To create a pin information file from within Diamond select **Tools > Spreadsheet View** or **Tools >Package View**; then, select **File > Export** and choose a type of output file. See Diamond or ispLEVER Help for more information.

Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the Thermal Management document to find the device/package specific thermal values.

For Further Information

For further information regarding Thermal Management, refer to the following:

- Thermal Management document
- TN1181, Power Consumption and Management for LatticeECP3 Devices
- Power Calculator tool included with the Diamond and ispLEVER design tools, or as a standalone download from www.latticesemi.com/software



Industrial

The following devices may have associated errata. Specific devices with associated errata will be notated with a footnote.

Part Number	Voltage	Grade	Power	Package ¹	Pins	Temp.	LUTs (K)
LFE3-17EA-6FTN256I	1.2 V	-6	STD	Lead-Free ftBGA	256	IND	17
LFE3-17EA-7FTN256I	1.2 V	-7	STD	Lead-Free ftBGA	256	IND	17
LFE3-17EA-8FTN256I	1.2 V	-8	STD	Lead-Free ftBGA	256	IND	17
LFE3-17EA-6LFTN256I	1.2 V	-6	LOW	Lead-Free ftBGA	256	IND	17
LFE3-17EA-7LFTN256I	1.2 V	-7	LOW	Lead-Free ftBGA	256	IND	17
LFE3-17EA-8LFTN256I	1.2 V	-8	LOW	Lead-Free ftBGA	256	IND	17
LFE3-17EA-6MG328I	1.2 V	-6	STD	Lead-Free csBGA	328	IND	17
LFE3-17EA-7MG328I	1.2 V	-7	STD	Lead-Free csBGA	328	IND	17
LFE3-17EA-8MG328I	1.2 V	-8	STD	Lead-Free csBGA	328	IND	17
LFE3-17EA-6LMG328I	1.2 V	-6	LOW	Green csBGA	328	IND	17
LFE3-17EA-7LMG328I	1.2 V	-7	LOW	Green csBGA	328	IND	17
LFE3-17EA-8LMG328I	1.2 V	-8	LOW	Green csBGA	328	IND	17
LFE3-17EA-6FN484I	1.2 V	-6	STD	Lead-Free fpBGA	484	IND	17
LFE3-17EA-7FN484I	1.2 V	-7	STD	Lead-Free fpBGA	484	IND	17
LFE3-17EA-8FN484I	1.2 V	-8	STD	Lead-Free fpBGA	484	IND	17
LFE3-17EA-6LFN484I	1.2 V	-6	LOW	Lead-Free fpBGA	484	IND	17
LFE3-17EA-7LFN484I	1.2 V	-7	LOW	Lead-Free fpBGA	484	IND	17
LFE3-17EA-8LFN484I	1.2 V	-8	LOW	Lead-Free fpBGA	484	IND	17

1. Green = Halogen free and lead free.

Part Number	Voltage	Grade ¹	Power	Package	Pins	Temp.	LUTs (K)
LFE3-35EA-6FTN256I	1.2 V	-6	STD	Lead-Free ftBGA	256	IND	33
LFE3-35EA-7FTN256I	1.2 V	-7	STD	Lead-Free ftBGA	256	IND	33
LFE3-35EA-8FTN256I	1.2 V	-8	STD	Lead-Free ftBGA	256	IND	33
LFE3-35EA-6LFTN256I	1.2 V	-6	LOW	Lead-Free ftBGA	256	IND	33
LFE3-35EA-7LFTN256I	1.2 V	-7	LOW	Lead-Free ftBGA	256	IND	33
LFE3-35EA-8LFTN256I	1.2 V	-8	LOW	Lead-Free ftBGA	256	IND	33
LFE3-35EA-6FN484I	1.2 V	-6	STD	Lead-Free fpBGA	484	IND	33
LFE3-35EA-7FN484I	1.2 V	-7	STD	Lead-Free fpBGA	484	IND	33
LFE3-35EA-8FN484I	1.2 V	-8	STD	Lead-Free fpBGA	484	IND	33
LFE3-35EA-6LFN484I	1.2 V	-6	LOW	Lead-Free fpBGA	484	IND	33
LFE3-35EA-7LFN484I	1.2 V	-7	LOW	Lead-Free fpBGA	484	IND	33
LFE3-35EA-8LFN484I	1.2 V	-8	LOW	Lead-Free fpBGA	484	IND	33
LFE3-35EA-6FN672I	1.2 V	-6	STD	Lead-Free fpBGA	672	IND	33
LFE3-35EA-7FN672I	1.2 V	-7	STD	Lead-Free fpBGA	672	IND	33
LFE3-35EA-8FN672I	1.2 V	-8	STD	Lead-Free fpBGA	672	IND	33
LFE3-35EA-6LFN672I	1.2 V	-6	LOW	Lead-Free fpBGA	672	IND	33
LFE3-35EA-7LFN672I	1.2 V	-7	LOW	Lead-Free fpBGA	672	IND	33
LFE3-35EA-8LFN672I	1.2 V	-8	LOW	Lead-Free fpBGA	672	IND	33

1. For ordering information on -9 speed grade devices, please contact your Lattice Sales Representative.



Date	Version	Section	Change Summary
			LatticeECP3 Maximum I/O Buffer Speed table – Description column, references to VCCIO = 3.0V changed to 3.3V.
			Updated SERDES External Reference Clock Waveforms.
			Transmitter and Receiver Latency Block Diagram – Updated sections of the diagram to match descriptions on the SERDES/PCS Latency Break- down table.
		Pinout Information	"Logic Signal Connections" section heading renamed "Package Pinout Information". Software menu selections within this section have been updated.
			Signal Descriptions table – Updated description for V _{CCA} signal.
April 2012	02.2EA	Architecture	Updated first paragraph of Output Register Block section.
			Updated the information about sysIO buffer pairs below Figure 2-38.
			Updated the information relating to migration between devices in the Density Shifting section.
		DC and Switching Characteristics	Corrected the Definitions in the sysCLOCK PLL Timing table for $\ensuremath{t_{RST}}$
		Ordering Information	Updated topside marks with new logos in the Ordering Information sec- tion.
February 2012	02.1EA	All	Updated document with new corporate logo.
November 2011	02.0EA	Introduction	Added information for LatticeECP3-17EA, 328-ball csBGA package.
		Architecture	Added information for LatticeECP3-17EA, 328-ball csBGA package.
		DC and Switching Characteristics	Updated LatticeECP3 Supply Current table power numbers.
			Typical Building Block Function Performance table, LatticeECP3 Exter- nal Switching Characteristics table, LatticeECP3 Internal Switching Characteristics table and LatticeECP3 Family Timing Adders: Added speed grade -9 and updated speed grade -8, -7 and -6 timing numbers.
		Pinout Information	Added information for LatticeECP3-17EA, 328-ball csBGA package.
		Ordering Information	Added information for LatticeECP3-17EA, 328-ball csBGA package.
			Added ordering information for low power devices and -9 speed grade devices.
July 2011	01.9EA	DC and Switching Characteristics	Removed ESD Performance table and added reference to LatticeECP3 Product Family Qualification Summary document.
			sysCLOCK PLL TIming table, added footnote 4.
			External Reference Clock Specification table – removed reference to VREF-CM-AC and removed footnote for VREF-CM-AC.
		Pinout Information	Pin Information Summary table: Corrected VCCIO Bank8 data for LatticeECP3-17EA 256-ball ftBGA package and LatticeECP-35EA 256-ball ftBGA package.
April 2011	01.8EA	Architecture	Updated Secondary Clock/Control Sources text section.
		DC and Switching Characteristics	Added data for 150 Mbps to SERDES Power Supply Requirements table.
			Updated Frequencies in Table 3-6 Serial Output Timing and Levels
			Added Data for 150 Mbps to Table 3-7 Channel Output Jitter
			Corrected External Switching Characteristics table, Description for DDR3 Clock Timing, t_{JIT} .
			Corrected Internal Switching Characteristics table, Description for EBR Timing, t _{SUWREN_EBR} and t _{HWREN_EBR} .
			Added footnote 1 to sysConfig Port Timing Specifications table.
			Updated description for RX-CIDs to 150M in Table 3-9 Serial Input Data Specifications



Date	Version	Section	Change Summary
			Updated Simplified Channel Block Diagram for SERDES/PCS Block diagram.
			Updated Device Configuration text section.
			Corrected software default value of MCCLK to be 2.5 MHz.
		DC and Switching Characteristics	Updated VCCOB Min/Max data in Recommended Operating Conditions table.
			Corrected footnote 2 in sysIO Recommended Operating Conditions table.
			Added added footnote 7 for t _{SKEW_PRIB} to External Switching Characteristics table.
			Added 2-to-1 Gearing text section and table.
			Updated External Reference Clock Specification (refclkp/refclkn) table.
			LatticeECP3 sysCONFIG Port Timing Specifications - updated t _{DINIT} information.
			Added sysCONFIG Port Timing waveform.
			Serial Input Data Specifications table, delete Typ data for V _{RX-DIFF-S} .
			Added footnote 4 to sysCLOCK PLL Timing table for t _{PFD} .
			Added SERDES/PCS Block Latency Breakdown table.
			External Reference Clock Specifications table, added footnote 4, add symbol name vREF-IN-DIFF.
			Added SERDES External Reference Clock Waveforms.
			Updated Serial Output Timing and Levels table.
			Pin-to-pin performance table, changed "typically 3% slower" to "typically slower".
			Updated timing information
			Updated SERDES minimum frequency.
			Added data to the following tables: External Switching Characteristics, Internal Switching Characteristics, Family Timing Adders, Maximum I/O Buffer Speed, DLL Timing, High Speed Data Transmitter, Channel Out- put Jitter, Typical Building Block Function Performance, Register-to- Register Performance, and Power Supply Requirements.
			Updated Serial Input Data Specifications table.
			Updated Transmit table, Serial Rapid I/O Type 2 Electrical and Timing Characteristics section.
		Pinout Information	Updated Signal Description tables.
			Updated Pin Information Summary tables and added footnote 1.
February 2009	01.0	—	Initial release.