
# E·XFLattice Semiconductor Corporation - <u>LFE3-95EA-6FN672C Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	11500
Number of Logic Elements/Cells	92000
Total RAM Bits	4526080
Number of I/O	380
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BBGA
Supplier Device Package	672-FPBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe3-95ea-6fn672c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Introduction

The LatticeECP3<sup>™</sup> (EConomy Plus Third generation) family of FPGA devices is optimized to deliver high performance features such as an enhanced DSP architecture, high speed SERDES and high speed source synchronous interfaces in an economical FPGA fabric. This combination is achieved through advances in device architecture and the use of 65 nm technology making the devices suitable for high-volume, high-speed, low-cost applications.

The LatticeECP3 device family expands look-up-table (LUT) capacity to 149K logic elements and supports up to 586 user I/Os. The LatticeECP3 device family also offers up to 320 18 x 18 multipliers and a wide range of parallel I/O standards.

The LatticeECP3 FPGA fabric is optimized with high performance and low cost in mind. The LatticeECP3 devices utilize reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic, distributed and embedded memory, Phase Locked Loops (PLLs), Delay Locked Loops (DLLs), pre-engineered source synchronous I/O support, enhanced sysDSP slices and advanced configuration support, including encryption and dual-boot capabilities.

The pre-engineered source synchronous logic implemented in the LatticeECP3 device family supports a broad range of interface standards, including DDR3, XGMII and 7:1 LVDS.

The LatticeECP3 device family also features high speed SERDES with dedicated PCS functions. High jitter tolerance and low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of popular data protocols including PCI Express, SMPTE, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit Pre-emphasis and Receive Equalization settings make the SERDES suitable for transmission and reception over various forms of media.

The LatticeECP3 devices also provide flexible, reliable and secure configuration options, such as dual-boot capability, bit-stream encryption, and TransFR field upgrade features.

The Lattice Diamond<sup>™</sup> and ispLEVER<sup>®</sup> design software allows large complex designs to be efficiently implemented using the LatticeECP3 FPGA family. Synthesis library support for LatticeECP3 is available for popular logic synthesis tools. Diamond and ispLEVER tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeECP3 device. The tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules for the LatticeECP3 family. By using these configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.



Figure 2-4. General Purpose PLL Diagram




Table 2-4 provides a description of the signals in the PLL blocks.

Table 2-4. PLL Blocks Signal Descriptions

Signal	I/O	Description
CLKI	I	Clock input from external pin or routing
CLKFB	I	PLL feedback input from CLKOP, CLKOS, or from a user clock (pin or logic)
RST	I	"1" to reset PLL counters, VCO, charge pumps and M-dividers
RSTK	I	"1" to reset K-divider
WRDEL	I	DPA Fine Delay Adjust input
CLKOS	0	PLL output to clock tree (phase shifted/duty cycle changed)
CLKOP	0	PLL output to clock tree (no phase shift)
CLKOK	0	PLL output to clock tree through secondary clock divider
CLKOK2	0	PLL output to clock tree (CLKOP divided by 3)
LOCK	0	"1" indicates PLL LOCK to CLKI
FDA [3:0]	I	Dynamic fine delay adjustment on CLKOS output
DRPAI[3:0]	I	Dynamic coarse phase shift, rising edge setting
DFPAI[3:0]	I	Dynamic coarse phase shift, falling edge setting

### Delay Locked Loops (DLL)

In addition to PLLs, the LatticeECP3 family of devices has two DLLs per device.

CLKI is the input frequency (generated either from the pin or routing) for the DLL. CLKI feeds into the output muxes block to bypass the DLL, directly to the DELAY CHAIN block and (directly or through divider circuit) to the reference input of the Phase Detector (PD) input mux. The reference signal for the PD can also be generated from the Delay Chain signals. The feedback input to the PD is generated from the CLKFB pin or from a tapped signal from the Delay chain.

The PD produces a binary number proportional to the phase and frequency difference between the reference and feedback signals. Based on these inputs, the ALU determines the correct digital control codes to send to the delay



### PLL/DLL Cascading

LatticeECP3 devices have been designed to allow certain combinations of PLL and DLL cascading. The allowable combinations are:

- PLL to PLL supported
- PLL to DLL supported


The DLLs in the LatticeECP3 are used to shift the clock in relation to the data for source synchronous inputs. PLLs are used for frequency synthesis and clock generation for source synchronous interfaces. Cascading PLL and DLL blocks allows applications to utilize the unique benefits of both DLLs and PLLs.

For further information about the DLL, please see the list of technical documentation at the end of this data sheet.

### **PLL/DLL PIO Input Pin Connections**

All LatticeECP3 devices contains two DLLs and up to ten PLLs, arranged in quadrants. If a PLL and a DLL are next to each other, they share input pins as shown in the Figure 2-7.

#### Figure 2-7. Sharing of PIO Pins by PLLs and DLLs in LatticeECP3 Devices




Note: Not every PLL has an associated DLL.

## **Clock Dividers**

LatticeECP3 devices have two clock dividers, one on the left side and one on the right side of the device. These are intended to generate a slower-speed system clock from a high-speed edge clock. The block operates in a ÷2, ÷4 or ÷8 mode and maintains a known phase relationship between the divided down clock and the high-speed clock based on the release of its reset signal. The clock dividers can be fed from selected PLL/DLL outputs, the Slave Delay lines, routing or from an external clock input. The clock divider outputs serve as primary clock sources and feed into the clock distribution network. The Reset (RST) control signal resets input and asynchronously forces all outputs to low. The RELEASE signal releases outputs synchronously to the input clock. For further information on clock dividers, please see TN1178, LatticeECP3 sysCLOCK PLL/DLL Design and Usage Guide. Figure 2-8 shows the clock divider connections.



### Figure 2-25. Detailed sysDSP Slice Diagram



Note: A\_ALU, B\_ALU and C\_ALU are internal signals generated by combining bits from AA, AB, BA BB and C inputs. See TN1182, LatticeECP3 sysDSP Usage Guide, for further information.

The LatticeECP2 sysDSP block supports the following basic elements.

- MULT (Multiply)
- MAC (Multiply, Accumulate)
- MULTADDSUB (Multiply, Addition/Subtraction)
- MULTADDSUBSUM (Multiply, Addition/Subtraction, Summation)

Table 2-8 shows the capabilities of each of the LatticeECP3 slices versus the above functions.

 Table 2-8. Maximum Number of Elements in a Slice

Width of Multiply	x9	x18	x36
MULT	4	2	1/2
MAC	1	1	_
MULTADDSUB	2	1	_
MULTADDSUBSUM	<b>1</b> <sup>1</sup>	1/2	_

1. One slice can implement 1/2 9x9 m9x9addsubsum and two m9x9addsubsum with two slices.

Some options are available in the four elements. The input register in all the elements can be directly loaded or can be loaded as a shift register from previous operand registers. By selecting "dynamic operation" the following operations are possible:

- In the Add/Sub option the Accumulator can be switched between addition and subtraction on every cycle.
- The loading of operands can switch between parallel and serial operations.



### **Control Logic Block**

The control logic block allows the selection and modification of control signals for use in the PIO block.

## **DDR Memory Support**

Certain PICs have additional circuitry to allow the implementation of high-speed source synchronous and DDR, DDR2 and DDR3 memory interfaces. The support varies by the edge of the device as detailed below.

### Left and Right Edges

The left and right sides of the PIC have fully functional elements supporting DDR, DDR2, and DDR3 memory interfaces. One of every 12 PIOs supports the dedicated DQS pins with the DQS control logic block. Figure 2-35 shows the DQS bus spanning 11 I/O pins. Two of every 12 PIOs support the dedicated DQS and DQS# pins with the DQS control logic block.

### **Bottom Edge**

PICs on the bottom edge of the device do not support DDR memory and Generic DDR interfaces.

### Top Edge

PICs on the top side are similar to the PIO elements on the left and right sides but do not support gearing on the output registers. Hence, the modes to support output/tristate DDR3 memory are removed on the top side.

The exact DQS pins are shown in a dual function in the Logic Signal Connections table in this data sheet. Additional detail is provided in the Signal Descriptions table. The DQS signal from the bus is used to strobe the DDR data from the memory into input register blocks. Interfaces on the left, right and top edges are designed for DDR memories that support 10 bits of data.

PIO A	<b>→</b>	PADA "T" LVDS Pair
PIO B	·	PADB "C"
PIO A		PADA "T"
PIO B	· · ·	
PIO A		PADA "T"
PIO B	·	PADB "C"
PIO A	syslO Buffer Delay ◀	PADA "T" LVDS Pair
PIO B	<b></b> +	PADB "C"
PIO A		PADA "T" LVDS Pair
 PIO B	·	PADB "C"
PIO A		PADA "T" LVDS Pair
PIO B	<b></b>	PADB "C"

### Figure 2-35. DQS Grouping on the Left, Right and Top Edges



# 2. Left and Right (Banks 2, 3, 6 and 7) sysl/O Buffer Pairs (50% Differential and 100% Single-Ended Outputs)

The sysl/O buffer pairs in the left and right banks of the device consist of two single-ended output drivers, two sets of single-ended input buffers (both ratioed and referenced) and one differential output driver. One of the referenced input buffers can also be configured as a differential input. In these banks the two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.

In addition, programmable on-chip input termination (parallel or differential, static or dynamic) is supported on these sides, which is required for DDR3 interface. However, there is no support for hot-socketing for the I/O pins located on the left and right side of the device as the PCI clamp is always enabled on these pins.

LVDS, RSDS, PPLVDS and Mini-LVDS differential output drivers are available on 50% of the buffer pairs on the left and right banks.

# 3. Configuration Bank sysl/O Buffer Pairs (Single-Ended Outputs, Only on Shared Pins When Not Used by Configuration)

The sysl/O buffers in the Configuration Bank consist of ratioed single-ended output drivers and single-ended input buffers. This bank does not support PCI clamp like the other banks on the top, left, and right sides.

The two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

Programmable PCI clamps are only available on the top banks. PCI clamps are used primarily on inputs and bidirectional pads to reduce ringing on the receiving end.

### Typical sysI/O I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when  $V_{CC}$ ,  $V_{CCIO8}$  and  $V_{CCAUX}$  have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all other  $V_{CCIO}$  banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. For more information about controlling the output logic state with valid input logic levels during power-up in LatticeECP3 devices, see the list of technical documentation at the end of this data sheet.

The V<sub>CC</sub> and V<sub>CCAUX</sub> supply the power to the FPGA core fabric, whereas the V<sub>CCIO</sub> supplies power to the I/O buffers. In order to simplify system design while providing consistent and predictable I/O behavior, it is recommended that the I/O buffers be powered-up prior to the FPGA core fabric. V<sub>CCIO</sub> supplies should be powered-up before or together with the V<sub>CC</sub> and V<sub>CCAUX</sub> supplies.

### Supported sysl/O Standards

The LatticeECP3 sysl/O buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS, LVTTL and other standards. The buffers support the LVTTL, LVCMOS 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V standards. In the LVCMOS and LVTTL modes, the buffer has individual configuration options for drive strength, slew rates, bus maintenance (weak pull-up, weak pull-down, or a bus-keeper latch) and open drain. Other single-ended standards supported include SSTL and HSTL. Differential standards supported include LVDS, BLVDS, LVPECL, MLVDS, RSDS, Mini-LVDS, PPLVDS (point-to-point LVDS), TRLVDS (Transition Reduced LVDS), differential SSTL and differential HSTL. For further information on utilizing the sysl/O buffer to support a variety of standards please see TN1177, LatticeECP3 syslO Usage Guide.



# LatticeECP3 Supply Current (Standby)<sup>1, 2, 3, 4, 5, 6</sup>

			Турі	Typical		
Symbol	Parameter	Device	-6L, -7L, -8L	-6, -7, -8	Units	
		ECP-17EA	29.8	49.4	mA	
		ECP3-35EA	53.7	89.4	mA	
I <sub>CC</sub>	Core Power Supply Current	ECP3-70EA	137.3	230.7	mA	
		ECP3-95EA	137.3	230.7	mA	
		ECP3-150EA	219.5	370.9	mA	
		ECP-17EA	18.3	19.4	mA	
		ECP3-35EA	19.6	23.1	mA	
I <sub>CCAUX</sub>	Auxiliary Power Supply Current	ECP3-70EA	26.5	32.4	mA	
		ECP3-95EA	26.5	32.4	mA	
		ECP3-150EA	37.0	45.7	mA	
I <sub>CCPLL</sub>	PLL Power Supply Current (Per PLL)	ECP-17EA	0.0	0.0	mA	
		ECP3-35EA	0.1	0.1	mA	
		ECP3-70EA	0.1	0.1	mA	
		ECP3-95EA	0.1	0.1	mA	
		ECP3-150EA	0.1	0.1	mA	
		ECP-17EA	1.3	1.4	mA	
		ECP3-35EA	1.3	1.4	mA	
I <sub>CCIO</sub>	Bank Power Supply Current (Per Bank)	ECP3-70EA	1.4	1.5	mA	
		ECP3-95EA	1.4	1.5	mA	
		ECP3-150EA	1.4	1.5	mA	
I <sub>CCJ</sub>	JTAG Power Supply Current	All Devices	2.5	2.5	mA	
		ECP-17EA	6.1	6.1	mA	
		ECP3-35EA	6.1	6.1	mA	
I <sub>CCA</sub>	Transmit, Receive, PLL and Reference Clock Buffer Power Supply	ECP3-70EA	18.3	18.3	mA	
		ECP3-95EA	18.3	18.3	mA	
		ECP3-150EA	24.4	24.4	mA	

### **Over Recommended Operating Conditions**

1. For further information on supply current, please see the list of technical documentation at the end of this data sheet.

2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the  $V_{\mbox{CCIO}}$  or GND.

3. Frequency 0 MHz.

4. Pattern represents a "blank" configuration data file.

5.  $T_J = 85$  °C, power supplies at nominal voltage.

6. To determine the LatticeECP3 peak start-up current data, use the Power Calculator tool.



### MLVDS25

The LatticeECP3 devices support the differential MLVDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The MLVDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-5 is one possible solution for MLVDS standard implementation. Resistor values in Figure 3-5 are industry standard values for 1% resistors.






Table 3-5. MLVDS25 DC Conditions<sup>1</sup>

		Тур		
Parameter	Description	<b>Ζο=50</b> Ω	<b>Ζο=70</b> Ω	Units
V <sub>CCIO</sub>	Output Driver Supply (+/-5%)	2.50	2.50	V
Z <sub>OUT</sub>	Driver Impedance	10.00	10.00	Ω
R <sub>S</sub>	Driver Series Resistor (+/–1%)	35.00	35.00	Ω
R <sub>TL</sub>	Driver Parallel Resistor (+/-1%)	50.00	70.00	Ω
R <sub>TR</sub>	Receiver Termination (+/-1%)	50.00	70.00	Ω
V <sub>OH</sub>	Output High Voltage	1.52	1.60	V
V <sub>OL</sub>	Output Low Voltage	0.98	0.90	V
V <sub>OD</sub>	Output Differential Voltage	0.54	0.70	V
V <sub>CM</sub>	Output Common Mode Voltage	1.25	1.25	V
I <sub>DC</sub>	DC Output Current	21.74	20.00	mA

1. For input buffer, see LVDS table.



### Register-to-Register Performance<sup>1, 2, 3</sup>

Function	–8 Timing	Units
18x18 Multiply/Accumulate (Input & Output Registers)	200	MHz
18x18 Multiply-Add/Sub (All Registers)	400	MHz

1. These timing numbers were generated using ispLEVER tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

2. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Diamond or ispLEVER software.

3. For details on -9 speed grade devices, please contact your Lattice Sales Representative.

# **Derating Timing Tables**

Logic timing provided in the following sections of this data sheet and the Diamond and ispLEVER design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Diamond and ispLEVER design tools can provide logic timing numbers at a particular temperature and voltage.



# LatticeECP3 External Switching Characteristics (Continued)<sup>1, 2, 3, 13</sup>

			-	-8	-	-7	-	-6	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
Generic DDRX2 (	Output with Clock and Data (>10 Bits	Wide) Centered at Pir	N Using	PLL (GDI	DRX2_TX	.PLL.Cer	ntered)10	•	•
Left and Right Si	des								
t <sub>DVBGDDR</sub>	Data Valid Before CLK	All ECP3EA Devices	285		370		431	_	ps
t <sub>DVAGDDR</sub>	Data Valid After CLK	All ECP3EA Devices	285		370		432		ps
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	All ECP3EA Devices	_	500	_	420	_	375	MHz
Memory Interface	9								
DDR/DDR2 I/O Pi	n Parameters (Input Data are Strobe	Edge Aligned, Output	ut Strobe	e Edge is	Data Ce	ntered)4			
t <sub>DVADQ</sub>	Data Valid After DQS (DDR Read)	All ECP3 Devices	_	0.225	—	0.225	—	0.225	UI
t <sub>DVEDQ</sub>	Data Hold After DQS (DDR Read)	All ECP3 Devices	0.64	—	0.64	_	0.64	_	UI
t <sub>DQVBS</sub>	Data Valid Before DQS	All ECP3 Devices	0.25	—	0.25	_	0.25	—	UI
t <sub>DQVAS</sub>	Data Valid After DQS	All ECP3 Devices	0.25	—	0.25	—	0.25	—	UI
f <sub>MAX_DDR</sub>	DDR Clock Frequency	All ECP3 Devices	95	200	95	200	95	166	MHz
f <sub>MAX_DDR2</sub>	DDR2 clock frequency	All ECP3 Devices	125	266	125	200	125	166	MHz
DDR3 (Using PLI	for SCLK) I/O Pin Parameters								•
t <sub>DVADQ</sub>	Data Valid After DQS (DDR Read)	All ECP3 Devices		0.225		0.225		0.225	UI
t <sub>DVEDQ</sub>	Data Hold After DQS (DDR Read)	All ECP3 Devices	0.64		0.64		0.64		UI
t <sub>DQVBS</sub>	Data Valid Before DQS	All ECP3 Devices	0.25		0.25		0.25		UI
t <sub>DQVAS</sub>	Data Valid After DQS	All ECP3 Devices	0.25		0.25		0.25		UI
f <sub>MAX_DDR3</sub>	DDR3 clock frequency	All ECP3 Devices	300	400	266	333	266	300	MHz
DDR3 Clock Timi	ing			•		•		•	•
t <sub>CH</sub> (avg) <sup>9</sup>	Average High Pulse Width	All ECP3 Devices	0.47	0.53	0.47	0.53	0.47	0.53	UI
t <sub>CL</sub> (avg) <sup>9</sup>	Average Low Pulse Width	All ECP3 Devices	0.47	0.53	0.47	0.53	0.47	0.53	UI
t <sub>JIT</sub> (per, lck) <sup>9</sup>	Output Clock Period Jitter During DLL Locking Period	All ECP3 Devices	-90	90	-90	90	-90	90	ps
t <sub>JIT</sub> (cc, lck) <sup>9</sup>	Output Cycle-to-Cycle Period Jit- ter During DLL Locking Period	All ECP3 Devices	_	180	_	180	_	180	ps

1. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Diamond or ispLEVER software.

2. General I/O timing numbers based on LVCMOS 2.5, 12mA, Fast Slew Rate, 0pf load.

3. Generic DDR timing numbers based on LVDS I/O.

4. DDR timing numbers based on SSTL25. DDR2 timing numbers based on SSTL18.

5. DDR3 timing numbers based on SSTL15.

6. Uses LVDS I/O standard.

7. The current version of software does not support per bank skew numbers; this will be supported in a future release.

8. Maximum clock frequencies are tested under best case conditions. System performance may vary upon the user environment.

9. Using settings generated by IPexpress.

10. These numbers are generated using best case PLL located in the center of the device.


11. Uses SSTL25 Class II Differential I/O Standard.

12. All numbers are generated with ispLEVER 8.1 software.

13. For details on -9 speed grade devices, please contact your Lattice Sales Representative.



### Figure 3-8. Generic DDRX1/DDRX2 (With Clock Center on Data Window)





# **DLL** Timing

### **Over Recommended Operating Conditions**

Parameter	Description	Condition	Min.	Тур.	Max.	Units
f <sub>REF</sub>	Input reference clock frequency (on-chip or off-chip)		133	_	500	MHz
f <sub>FB</sub>	Feedback clock frequency (on-chip or off-chip)		133		500	MHz
f <sub>CLKOP</sub> 1	Output clock frequency, CLKOP		133		500	MHz
f <sub>CLKOS<sup>2</sup></sub>	Output clock frequency, CLKOS		33.3		500	MHz
t <sub>PJIT</sub>	Output clock period jitter (clean input)				200	ps p-p
	Output clock duty cycle (at 50% levels, 50% duty	Edge Clock	40		60	%
t <sub>DUTY</sub>	cycle input clock, 50% duty cycle circuit turned off, time reference delay mode)	Primary Clock	30		70	%
	Output clock duty cycle (at 50% levels, arbitrary	Primary Clock < 250 MHz	45		55	%
t <sub>DUTYTRD</sub>	duty cycle input clock, 50% duty cycle circuit	Primary Clock ≥ 250 MHz	30		70	%
	enabled, time reference delay mode)	Edge Clock	45		55	%
	Output clock duty cycle (at 50% levels, arbitrary	Primary Clock < 250 MHz	40		60	%
t <sub>DUTYCIR</sub>	duty cycle input clock, 50% duty cycle circuit enabled, clock injection removal mode) with DLL	Primary Clock ≥ 250 MHz	30		70	%
	cascading	Edge Clock	45		55	%
t <sub>SKEW</sub> <sup>3</sup>	Output clock to clock skew between two outputs with the same phase setting		_	_	100	ps
t <sub>PHASE</sub>	Phase error measured at device pads between off-chip reference clock and feedback clocks		_	_	+/-400	ps
t <sub>PWH</sub>	Input clock minimum pulse width high (at 80% level)		550	_	_	ps
t <sub>PWL</sub>	Input clock minimum pulse width low (at 20% level)		550	_	_	ps
t <sub>INSTB</sub>	Input clock period jitter		_		500	ps
t <sub>LOCK</sub>	DLL lock time		8	—	8200	cycles
t <sub>RSWD</sub>	Digital reset minimum pulse width (at 80% level)		3			ns
t <sub>DEL</sub>	Delay step size		27	45	70	ps
t <sub>RANGE1</sub>	Max. delay setting for single delay block (64 taps)		1.9	3.1	4.4	ns
t <sub>RANGE4</sub>	Max. delay setting for four chained delay blocks		7.6	12.4	17.6	ns

1. CLKOP runs at the same frequency as the input clock.

2. CLKOS minimum frequency is obtained with divide by 4.

3. This is intended to be a "path-matching" design guideline and is not a measurable specification.



# **SERDES High Speed Data Receiver**

#### Table 3-9. Serial Input Data Specifications

Symbol	Description		Min.	Тур.	Max.	Units		
		3.125 G	—	_	136			
		2.5 G	—	_	144			
	$ \begin{array}{c c} CID_{S} \\ CID_{S} \\ (CID = Consecutive Identical Digits) @ 10^{-12} BER \\ (CID = Consecutive$	Bits						
HA-CIDS	(CID = Consecutive Identical Digits) @ 10 <sup>-12</sup> BER	622 M	—	_	204	Dits		
		270 M	—	_	228			
		150 M	—		296			
V <sub>RX-DIFF-S</sub>	Differential input sensitivity		150	_	1760	mV, p-p		
V <sub>RX-IN</sub>	Input levels		0	_	V <sub>CCA</sub> +0.5 <sup>4</sup>	V		
V <sub>RX-CM-DC</sub>	Input common mode range (DC coupled)		0.6	_	V <sub>CCA</sub>	V		
V <sub>RX-CM-AC</sub>	Input common mode range (AC coupled) <sup>3</sup>		0.1	_	V <sub>CCA</sub> +0.2	V		
T <sub>RX-RELOCK</sub>	SCDR re-lock time <sup>2</sup>		—	1000	—	Bits		
Z <sub>RX-TERM</sub>	Input termination 50/75 Ohm/High Z		-20%	50/75/HiZ	+20%	Ohms		
RL <sub>RX-RL</sub>	Return loss (without package)		10	_	—	dB		

1. This is the number of bits allowed without a transition on the incoming data stream when using DC coupling.

2. This is the typical number of bit times to re-lock to a new phase or frequency within +/- 300 ppm, assuming 8b10b encoded data.

3. AC coupling is used to interface to LVPECL and LVDS. LVDS interfaces are found in laser drivers and Fibre Channel equipment. LVDS interfaces are generally found in 622 Mbps SERDES devices.

4. Up to 1.76 V.

### Input Data Jitter Tolerance

A receiver's ability to tolerate incoming signal jitter is very dependent on jitter type. High speed serial interface standards have recognized the dependency on jitter type and have specifications to indicate tolerance levels for different jitter types as they relate to specific protocols. Sinusoidal jitter is considered to be a worst case jitter type.

Description	Frequency	Condition	Min.	Тур.	Max.	Units
Deterministic		600 mV differential eye	—	—	0.47	UI, p-p
Random	3.125 Gbps	600 mV differential eye	—	—	0.18	UI, p-p
Total		600 mV differential eye	—	—	0.65	UI, p-p
Deterministic		600 mV differential eye	—	—	0.47	UI, p-p
Random	2.5 Gbps	600 mV differential eye	—	—	0.18	UI, p-p
Total		600 mV differential eye	—	—	0.65	UI, p-p
Deterministic		600 mV differential eye	—	—	0.47	UI, p-p
Random	1.25 Gbps	600 mV differential eye	—	—	0.18	UI, p-p
Total		600 mV differential eye	—	—	0.65	UI, p-p
Deterministic		600 mV differential eye	—	—	0.47	UI, p-p
Random	622 Mbps	600 mV differential eye	—	—	0.18	UI, p-p
Total		600 mV differential eye	—	—	0.65	UI, p-p

Table 3-10. Receiver Total Jitter Tolerance Specification

Note: Values are measured with CJPAT, all channels operating, FPGA Logic active, I/Os around SERDES pins quiet, voltages are nominal, room temperature.



### Figure 3-14. Jitter Transfer – 3.125 Gbps





Figure 3-15. Jitter Transfer – 2.5 Gbps





# Serial Rapid I/O Type 2/CPRI LV E.24 Electrical and Timing Characteristics

### **AC and DC Characteristics**

### Table 3-15. Transmit

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Units
T <sub>RF</sub> <sup>1</sup>	Differential rise/fall time	20%-80%		80	—	ps
Z <sub>TX_DIFF_DC</sub>	Differential impedance		80	100	120	Ohms
J <sub>TX_DDJ</sub> <sup>3, 4, 5</sup>	Output data deterministic jitter			—	0.17	UI
J <sub>TX_TJ</sub> <sup>2, 3, 4, 5</sup>	Total output data jitter		_	—	0.35	UI

1. Rise and Fall times measured with board trace, connector and approximately 2.5pf load.

2. Total jitter includes both deterministic jitter and random jitter. The random jitter is the total jitter minus the actual deterministic jitter.

3. Jitter values are measured with each CML output AC coupled into a 50-Ohm impedance (100-Ohm differential impedance).

4. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.

5. Values are measured at 2.5 Gbps.

#### Table 3-16. Receive and Jitter Tolerance

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Units
RL <sub>RX_DIFF</sub>	Differential return loss	From 100 MHz to 2.5 GHz	10	_	_	dB
RL <sub>RX_CM</sub>	Common mode return loss	From 100 MHz to 2.5 GHz	6	_	_	dB
Z <sub>RX_DIFF</sub>	Differential termination resistance		80	100	120	Ohms
J <sub>RX_DJ</sub> <sup>2, 3, 4, 5</sup>	Deterministic jitter tolerance (peak-to-peak)		_	_	0.37	UI
J <sub>RX_RJ</sub> <sup>2, 3, 4, 5</sup>	Random jitter tolerance (peak-to-peak)		_	_	0.18	UI
J <sub>RX_SJ</sub> <sup>2, 3, 4, 5</sup>	Sinusoidal jitter tolerance (peak-to-peak)		_	_	0.10	UI
J <sub>RX_TJ</sub> <sup>1, 2, 3, 4, 5</sup>	Total jitter tolerance (peak-to-peak)		_	—	0.65	UI
T <sub>RX_EYE</sub>	Receiver eye opening		0.35	_	—	UI

1. Total jitter includes deterministic jitter, random jitter and sinusoidal jitter. The sinusoidal jitter tolerance mask is shown in Figure 3-18.

2. Jitter values are measured with each high-speed input AC coupled into a 50-Ohm impedance.

3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.

4. Jitter tolerance, Differential Input Sensitivity and Receiver Eye Opening parameters are characterized when Full Rx Equalization is enabled.

5. Values are measured at 2.5 Gbps.



# Gigabit Ethernet/Serial Rapid I/O Type 1/SGMII/CPRI LV E.12 Electrical and Timing Characteristics

### AC and DC Characteristics

#### Table 3-17. Transmit

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Units
T <sub>RF</sub>	Differential rise/fall time	20%-80%	_	80	—	ps
Z <sub>TX_DIFF_DC</sub>	Differential impedance		80	100	120	Ohms
J <sub>TX_DDJ</sub> <sup>3, 4, 5</sup>	Output data deterministic jitter		_	_	0.10	UI
J <sub>TX_TJ</sub> <sup>2, 3, 4, 5</sup>	Total output data jitter		_		0.24	UI

1. Rise and fall times measured with board trace, connector and approximately 2.5 pf load.

2. Total jitter includes both deterministic jitter and random jitter. The random jitter is the total jitter minus the actual deterministic jitter.

3. Jitter values are measured with each CML output AC coupled into a 50-Ohm impedance (100-Ohm differential impedance).

4. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.

5. Values are measured at 1.25 Gbps.

#### Table 3-18. Receive and Jitter Tolerance

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Units
RL <sub>RX_DIFF</sub>	Differential return loss	From 100 MHz to 1.25 GHz	10			dB
RL <sub>RX_CM</sub>	Common mode return loss	From 100 MHz to 1.25 GHz	6	_	_	dB
Z <sub>RX_DIFF</sub>	Differential termination resistance		80	100	120	Ohms
	Deterministic jitter tolerance (peak-to-peak)		—		0.34	UI
	Random jitter tolerance (peak-to-peak)		—	_	0.26	UI
	Sinusoidal jitter tolerance (peak-to-peak)		—	_	0.11	UI
J <sub>RX_TJ</sub> <sup>1, 2, 3, 4, 5</sup>	Total jitter tolerance (peak-to-peak)		_		0.71	UI
T <sub>RX_EYE</sub>	Receiver eye opening		0.29			UI

1. Total jitter includes deterministic jitter, random jitter and sinusoidal jitter. The sinusoidal jitter tolerance mask is shown in Figure 3-18.

2. Jitter values are measured with each high-speed input AC coupled into a 50-Ohm impedance.

3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.

4. Jitter tolerance, Differential Input Sensitivity and Receiver Eye Opening parameters are characterized when Full Rx Equalization is enabled.

5. Values are measured at 1.25 Gbps.




# **JTAG Port Timing Specifications**

### **Over Recommended Operating Conditions**

Symbol	Parameter	Min	Max	Units
f <sub>MAX</sub>	TCK clock frequency		25	MHz
t <sub>BTCP</sub>	TCK [BSCAN] clock pulse width	40	—	ns
t <sub>BTCPH</sub>	TCK [BSCAN] clock pulse width high	20	—	ns
t <sub>BTCPL</sub>	TCK [BSCAN] clock pulse width low	20	—	ns
t <sub>BTS</sub>	TCK [BSCAN] setup time	10		ns
t <sub>BTH</sub>	TCK [BSCAN] hold time	8	—	ns
t <sub>BTRF</sub>	TCK [BSCAN] rise/fall time	50	—	mV/ns
t <sub>BTCO</sub>	TAP controller falling edge of clock to valid output	—	10	ns
t <sub>BTCODIS</sub>	TAP controller falling edge of clock to valid disable	—	10	ns
t <sub>BTCOEN</sub>	TAP controller falling edge of clock to valid enable	—	10	ns
t <sub>BTCRS</sub>	BSCAN test capture register setup time	8	—	ns
t <sub>BTCRH</sub>	BSCAN test capture register hold time	25	—	ns
t <sub>BUTCO</sub>	BSCAN test update register, falling edge of clock to valid output	—	25	ns
t <sub>BTUODIS</sub>	BSCAN test update register, falling edge of clock to valid disable	—	25	ns
t <sub>BTUPOEN</sub>	BSCAN test update register, falling edge of clock to valid enable	—	25	ns

### Figure 3-32. JTAG Port Timing Waveforms






# sysl/O Differential Electrical Characteristics

### Transition Reduced LVDS (TRLVDS DC Specification)

### **Over Recommended Operating Conditions**

Symbol	Description	Min.	Nom.	Max.	Units
V <sub>CCO</sub>	Driver supply voltage (+/- 5%)	3.14	3.3	3.47	V
V <sub>ID</sub>	Input differential voltage	150	—	1200	mV
V <sub>ICM</sub>	Input common mode voltage	3	—	3.265	V
V <sub>CCO</sub>	Termination supply voltage	3.14	3.3	3.47	V
R <sub>T</sub>	Termination resistance (off-chip)	45	50	55	Ohms

Note: LatticeECP3 only supports the TRLVDS receiver.



### Mini LVDS

### **Over Recommended Operating Conditions**

Parameter Symbol	Description	Min.	Тур.	Max.	Units
Z <sub>O</sub>	Single-ended PCB trace impedance	30	50	75	Ohms
R <sub>T</sub>	Differential termination resistance	50	100	150	Ohms
V <sub>OD</sub>	Output voltage, differential,  V <sub>OP</sub> - V <sub>OM</sub>	300	—	600	mV
V <sub>OS</sub>	Output voltage, common mode, $ V_{OP} + V_{OM} /2$	1	1.2	1.4	V
ΔV <sub>OD</sub>	Change in V <sub>OD</sub> , between H and L	—	—	50	mV
$\Delta V_{ID}$	Change in V <sub>OS</sub> , between H and L	—	—	50	mV
V <sub>THD</sub>	Input voltage, differential,  V <sub>INP</sub> - V <sub>INM</sub>	200	—	600	mV
V <sub>CM</sub>	Input voltage, common mode, $ V_{INP} + V_{INM} /2$	0.3+(V <sub>THD</sub> /2)	—	2.1-(V <sub>THD</sub> /2)	
T <sub>R</sub> , T <sub>F</sub>	Output rise and fall times, 20% to 80%	—	—	550	ps
T <sub>ODUTY</sub>	Output clock duty cycle	40	_	60	%

Note: Data is for 6 mA differential current drive. Other differential driver current options are available.



# Pin Information Summary (Cont.)

Pin Information Summary			ECP3-17EA		ECP3-35EA			
Pin Type		256 ftBGA	328 csBGA	484 fpBGA	256 ftBGA	484 fpBGA	672 fpBGA	
	Bank 0	13	10	18	13	21	24	
	Bank 1	7	5	12	7	18	18	
	Bank 2	2	2	4	1	8	8	
Emulated Differential I/O per Bank	Bank 3	4	2	13	5	20	19	
Buint	Bank 6	5	1	13	6	22	20	
	Bank 7	6	9	10	6	11	13	
	Bank 8	12	12	12	12	12	12	
	Bank 0	0	0	0	0	0	0	
	Bank 1	0	0	0	0	0	0	
	Bank 2	2	2	3	3	6	6	
Highspeed Differential I/O per Bank	Bank 3	5	4	9	4	9	12	
Buint	Bank 6	5	4	9	4	11	12	
	Bank 7	5	6	8	5	9	10	
	Bank 8	0	0	0	0	0	0	
	Bank 0	26/13	20/10	36/18	26/13	42/21	48/24	
	Bank 1	14/7	10/5	24/12	14/7	36/18	36/18	
	Bank 2	8/4	9/4	14/7	8/4	28/14	28/14	
Total Single Ended/ Total Differential I/O per Bank	Bank 3	18/9	12/6	44/22	18/9	58/29	63/31	
	Bank 6	20/10	11/5	44/22	20/10	67/33	65/32	
	Bank 7	23/11	30/15	36/18	23/11	40/20	46/23	
	Bank 8	24/12	24/12	24/12	24/12	24/12	24/12	
	Bank 0	2	1	3	2	3	4	
	Bank 1	1	0	2	1	3	3	
	Bank 2	0	0	1	0	2	2	
DDR Groups Bonded per	Bank 3	1	0	3	1	3	4	
Bank <sup>2</sup>	Bank 6	1	0	3	1	4	4	
	Bank 7	1	2	2	1	3	3	
	Configuration Bank 8	0	0	0	0	0	0	
SERDES Quads		1	1	1	1	1	1	

These pins must remain floating on the board.
 Some DQS groups may not support DQS-12. Refer to the device pinout (.csv) file.



#### Industrial

The following devices may have associated errata. Specific devices with associated errata will be notated with a footnote.

Part Number	Voltage	Grade	Power	Package <sup>1</sup>	Pins	Temp.	LUTs (K)
LFE3-17EA-6FTN256I	1.2 V	-6	STD	Lead-Free ftBGA	256	IND	17
LFE3-17EA-7FTN256I	1.2 V	-7	STD	Lead-Free ftBGA	256	IND	17
LFE3-17EA-8FTN256I	1.2 V	-8	STD	Lead-Free ftBGA	256	IND	17
LFE3-17EA-6LFTN256I	1.2 V	-6	LOW	Lead-Free ftBGA	256	IND	17
LFE3-17EA-7LFTN256I	1.2 V	-7	LOW	Lead-Free ftBGA	256	IND	17
LFE3-17EA-8LFTN256I	1.2 V	-8	LOW	Lead-Free ftBGA	256	IND	17
LFE3-17EA-6MG328I	1.2 V	-6	STD	Lead-Free csBGA	328	IND	17
LFE3-17EA-7MG328I	1.2 V	-7	STD	Lead-Free csBGA	328	IND	17
LFE3-17EA-8MG328I	1.2 V	-8	STD	Lead-Free csBGA	328	IND	17
LFE3-17EA-6LMG328I	1.2 V	-6	LOW	Green csBGA	328	IND	17
LFE3-17EA-7LMG328I	1.2 V	-7	LOW	Green csBGA	328	IND	17
LFE3-17EA-8LMG328I	1.2 V	-8	LOW	Green csBGA	328	IND	17
LFE3-17EA-6FN484I	1.2 V	-6	STD	Lead-Free fpBGA	484	IND	17
LFE3-17EA-7FN484I	1.2 V	-7	STD	Lead-Free fpBGA	484	IND	17
LFE3-17EA-8FN484I	1.2 V	-8	STD	Lead-Free fpBGA	484	IND	17
LFE3-17EA-6LFN484I	1.2 V	-6	LOW	Lead-Free fpBGA	484	IND	17
LFE3-17EA-7LFN484I	1.2 V	-7	LOW	Lead-Free fpBGA	484	IND	17
LFE3-17EA-8LFN484I	1.2 V	-8	LOW	Lead-Free fpBGA	484	IND	17

1. Green = Halogen free and lead free.

Part Number	Voltage	Grade <sup>1</sup>	Power	Package	Pins	Temp.	LUTs (K)
LFE3-35EA-6FTN256I	1.2 V	-6	STD	Lead-Free ftBGA	256	IND	33
LFE3-35EA-7FTN256I	1.2 V	-7	STD	Lead-Free ftBGA	256	IND	33
LFE3-35EA-8FTN256I	1.2 V	-8	STD	Lead-Free ftBGA	256	IND	33
LFE3-35EA-6LFTN256I	1.2 V	-6	LOW	Lead-Free ftBGA	256	IND	33
LFE3-35EA-7LFTN256I	1.2 V	-7	LOW	Lead-Free ftBGA	256	IND	33
LFE3-35EA-8LFTN256I	1.2 V	-8	LOW	Lead-Free ftBGA	256	IND	33
LFE3-35EA-6FN484I	1.2 V	-6	STD	Lead-Free fpBGA	484	IND	33
LFE3-35EA-7FN484I	1.2 V	-7	STD	Lead-Free fpBGA	484	IND	33
LFE3-35EA-8FN484I	1.2 V	-8	STD	Lead-Free fpBGA	484	IND	33
LFE3-35EA-6LFN484I	1.2 V	-6	LOW	Lead-Free fpBGA	484	IND	33
LFE3-35EA-7LFN484I	1.2 V	-7	LOW	Lead-Free fpBGA	484	IND	33
LFE3-35EA-8LFN484I	1.2 V	-8	LOW	Lead-Free fpBGA	484	IND	33
LFE3-35EA-6FN672I	1.2 V	-6	STD	Lead-Free fpBGA	672	IND	33
LFE3-35EA-7FN672I	1.2 V	-7	STD	Lead-Free fpBGA	672	IND	33
LFE3-35EA-8FN672I	1.2 V	-8	STD	Lead-Free fpBGA	672	IND	33
LFE3-35EA-6LFN672I	1.2 V	-6	LOW	Lead-Free fpBGA	672	IND	33
LFE3-35EA-7LFN672I	1.2 V	-7	LOW	Lead-Free fpBGA	672	IND	33
LFE3-35EA-8LFN672I	1.2 V	-8	LOW	Lead-Free fpBGA	672	IND	33

1. For ordering information on -9 speed grade devices, please contact your Lattice Sales Representative.