




Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

|                                |                                                                                                                                                                             |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                                      |
| Number of LABs/CLBs            | 11500                                                                                                                                                                       |
| Number of Logic Elements/Cells | 92000                                                                                                                                                                       |
| Total RAM Bits                 | 4526080                                                                                                                                                                     |
| Number of I/O                  | 490                                                                                                                                                                         |
| Number of Gates                | -                                                                                                                                                                           |
| Voltage - Supply               | 1.14V ~ 1.26V                                                                                                                                                               |
| Mounting Type                  | Surface Mount                                                                                                                                                               |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                                                             |
| Package / Case                 | 1156-BBGA                                                                                                                                                                   |
| Supplier Device Package        | 1156-FPBGA (35x35)                                                                                                                                                          |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe3-95ea-6lfn1156c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe3-95ea-6lfn1156c</a> |

**Figure 2-2. PFU Diagram**



## Slice

Slice 0 through Slice 2 contain two LUT4s feeding two registers, whereas Slice 3 contains two LUT4s only. For PFUs, Slice 0 through Slice 2 can be configured as distributed memory, a capability not available in the PFF. Table 2-1 shows the capability of the slices in both PFF and PFU blocks along with the operation modes they enable. In addition, each PFU contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock select, chip-select and wider RAM/ROM functions.


**Table 2-1. Resources and Modes Available per Slice**

| Slice   | PFU BLock               |                         | PFF Block               |                    |
|---------|-------------------------|-------------------------|-------------------------|--------------------|
|         | Resources               | Modes                   | Resources               | Modes              |
| Slice 0 | 2 LUT4s and 2 Registers | Logic, Ripple, RAM, ROM | 2 LUT4s and 2 Registers | Logic, Ripple, ROM |
| Slice 1 | 2 LUT4s and 2 Registers | Logic, Ripple, RAM, ROM | 2 LUT4s and 2 Registers | Logic, Ripple, ROM |
| Slice 2 | 2 LUT4s and 2 Registers | Logic, Ripple, RAM, ROM | 2 LUT4s and 2 Registers | Logic, Ripple, ROM |
| Slice 3 | 2 LUT4s                 | Logic, ROM              | 2 LUT4s                 | Logic, ROM         |

Figure 2-3 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge triggered or level sensitive clocks.


Slices 0, 1 and 2 have 14 input signals: 13 signals from routing and one from the carry-chain (from the adjacent slice or PFU). There are seven outputs: six to routing and one to carry-chain (to the adjacent PFU). Slice 3 has 10 input signals from routing and four signals to routing. Table 2-2 lists the signals associated with Slice 0 to Slice 2.

**Figure 2-10. Primary Clock Sources for LatticeECP3-35**



Note: Clock inputs can be configured in differential or single-ended mode.

**Figure 2-11. Primary Clock Sources for LatticeECP3-70, -95, -150**




Note: Clock inputs can be configured in differential or single-ended mode.

## Edge Clock Sources

Edge clock resources can be driven from a variety of sources at the same edge. Edge clock resources can be driven from adjacent edge clock PIOs, primary clock PIOs, PLLs, DLLs, Slave Delay and clock dividers as shown in Figure 2-19.

**Figure 2-19. Edge Clock Sources**




Notes:

1. Clock inputs can be configured in differential or single ended mode.
2. The two DLLs can also drive the two top edge clocks.
3. The top left and top right PLL can also drive the two top edge clocks.

## Edge Clock Routing

LatticeECP3 devices have a number of high-speed edge clocks that are intended for use with the PIOs in the implementation of high-speed interfaces. There are six edge clocks per device: two edge clocks on each of the top, left, and right edges. Different PLL and DLL outputs are routed to the two muxes on the left and right sides of the device. In addition, the CLKINDEL signal (generated from the DLL Slave Delay Line block) is routed to all the edge clock muxes on the left and right sides of the device. Figure 2-20 shows the selection muxes for these clocks.

**Figure 2-31. MULTADDSUBSUM Slice 1**



## Advanced sysDSP Slice Features

### Cascading

The LatticeECP3 sysDSP slice has been enhanced to allow cascading. Adder trees are implemented fully in sysDSP slices, improving the performance. Cascading of slices uses the signals CIN, COUT and C Mux of the slice.

### Addition


The LatticeECP3 sysDSP slice allows for the bypassing of multipliers and cascading of adder logic. High performance adder functions are implemented without the use of LUTs. The maximum width adders that can be implemented are 54-bit.

### Rounding

The rounding operation is implemented in the ALU and is done by adding a constant followed by a truncation operation. The rounding methods supported are:

- Rounding to zero (RTZ)
- Rounding to infinity (RTI)
- Dynamic rounding
- Random rounding
- Convergent rounding

Figure 2-38. LatticeECP3 Banks



LatticeECP3 devices contain two types of sysI/O buffer pairs.

**1. Top (Bank 0 and Bank 1) and Bottom sysI/O Buffer Pairs (Single-Ended Outputs Only)**

The sysI/O buffer pairs in the top banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (both ratioed and referenced). One of the referenced input buffers can also be configured as a differential input. Only the top edge buffers have a programmable PCI clamp.

The two pads in the pair are described as “true” and “comp”, where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

The top and bottom sides are ideal for general purpose I/O, PCI, and inputs for LVDS (LVDS outputs are only allowed on the left and right sides). The top side can be used for the DDR3 ADDR/CMD signals.

The I/O pins located on the top and bottom sides of the device (labeled PTxxA/B or PBxxA/B) are fully hot socketable. Note that the pads in Banks 3, 6 and 8 are wrapped around the corner of the device. In these banks, only the pads located on the top or bottom of the device are hot socketable. The top and bottom side pads can be identified by the Lattice Diamond tool.

Please see TN1177, [LatticeECP3 sysIO Usage Guide](#) for on-chip termination usage and value ranges.

## Equalization Filter

Equalization filtering is available for single-ended inputs on both true and complementary I/Os, and for differential inputs on the true I/Os on the left, right, and top sides. Equalization is required to compensate for the difficulty of sampling alternating logic transitions with a relatively slow slew rate. It is considered the most useful for the Input DDRX2 modes, used in DDR3 memory, LVDS, or TRLVDS signaling. Equalization filter acts as a tunable filter with settings to determine the level of correction. In the LatticeECP3 devices, there are four settings available: 0 (none), 1, 2 and 3. The default setting is 0. The equalization logic resides in the sysI/O buffers, the two bits of setting is set uniquely in each input IOLOGIC block. Therefore, each sysI/O can have a unique equalization setting within a DQS-12 group.

## Hot Socketing

LatticeECP3 devices have been carefully designed to ensure predictable behavior during power-up and power-down. During power-up and power-down sequences, the I/Os remain in tri-state until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled within specified limits. Please refer to the Hot Socketing Specifications in the DC and Switching Characteristics in this data sheet.

## SERDES and PCS (Physical Coding Sublayer)

LatticeECP3 devices feature up to 16 channels of embedded SERDES/PCS arranged in quads at the bottom of the devices supporting up to 3.2Gbps data rate. Figure 2-40 shows the position of the quad blocks for the LatticeECP3-150 devices. Table 2-14 shows the location of available SERDES Quads for all devices.

The LatticeECP3 SERDES/PCS supports a range of popular serial protocols, including:

- PCI Express 1.1
- Ethernet (XAUI, GbE - 1000 Base CS/SX/LX and SGMII)
- Serial RapidIO
- SMPTE SDI (3G, HD, SD)
- CPRI
- SONET/SDH (STS-3, STS-12, STS-48)

Each quad contains four dedicated SERDES for high speed, full duplex serial data transfer. Each quad also has a PCS block that interfaces to the SERDES channels and contains protocol specific digital logic to support the standards listed above. The PCS block also contains interface logic to the FPGA fabric. All PCS logic for dedicated protocol support can also be bypassed to allow raw 8-bit or 10-bit interfaces to the FPGA fabric.

Even though the SERDES/PCS blocks are arranged in quads, multiple baud rates can be supported within a quad with the use of dedicated, per channel  $\div 1$ ,  $\div 2$  and  $\div 11$  rate dividers. Additionally, multiple quads can be arranged together to form larger data pipes.

For information on how to use the SERDES/PCS blocks to support specific protocols, as well on how to combine multiple protocols and baud rates within a device, please refer to TN1176, [LatticeECP3 SERDES/PCS Usage Guide](#).

## DC Electrical Characteristics

### Over Recommended Operating Conditions

| Symbol                 | Parameter                                | Condition                                                                                                                                                       | Min.                  | Typ. | Max.                  | Units         |
|------------------------|------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|------|-----------------------|---------------|
| $I_{IL}, I_{IH}^{1,4}$ | Input or I/O Low Leakage                 | $0 \leq V_{IN} \leq (V_{CCIO} - 0.2 \text{ V})$                                                                                                                 | —                     | —    | 10                    | $\mu\text{A}$ |
| $I_{IH}^{1,3}$         | Input or I/O High Leakage                | $(V_{CCIO} - 0.2 \text{ V}) < V_{IN} \leq 3.6 \text{ V}$                                                                                                        | —                     | —    | 150                   | $\mu\text{A}$ |
| $I_{PU}$               | I/O Active Pull-up Current               | $0 \leq V_{IN} \leq 0.7 V_{CCIO}$                                                                                                                               | -30                   | —    | -210                  | $\mu\text{A}$ |
| $I_{PD}$               | I/O Active Pull-down Current             | $V_{IL} (\text{MAX}) \leq V_{IN} \leq V_{CCIO}$                                                                                                                 | 30                    | —    | 210                   | $\mu\text{A}$ |
| $I_{BHLS}$             | Bus Hold Low Sustaining Current          | $V_{IN} = V_{IL} (\text{MAX})$                                                                                                                                  | 30                    | —    | —                     | $\mu\text{A}$ |
| $I_{BHHS}$             | Bus Hold High Sustaining Current         | $V_{IN} = 0.7 V_{CCIO}$                                                                                                                                         | -30                   | —    | —                     | $\mu\text{A}$ |
| $I_{BHLO}$             | Bus Hold Low Overdrive Current           | $0 \leq V_{IN} \leq V_{CCIO}$                                                                                                                                   | —                     | —    | 210                   | $\mu\text{A}$ |
| $I_{BHHO}$             | Bus Hold High Overdrive Current          | $0 \leq V_{IN} \leq V_{CCIO}$                                                                                                                                   | —                     | —    | -210                  | $\mu\text{A}$ |
| $V_{BHT}$              | Bus Hold Trip Points                     | $0 \leq V_{IN} \leq V_{IH} (\text{MAX})$                                                                                                                        | $V_{IL} (\text{MAX})$ | —    | $V_{IH} (\text{MIN})$ | V             |
| C1                     | I/O Capacitance <sup>2</sup>             | $V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V},$<br>$V_{CC} = 1.2 \text{ V}, V_{IO} = 0 \text{ to } V_{IH} (\text{MAX})$ | —                     | 5    | 8                     | pf            |
| C2                     | Dedicated Input Capacitance <sup>2</sup> | $V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V},$<br>$V_{CC} = 1.2 \text{ V}, V_{IO} = 0 \text{ to } V_{IH} (\text{MAX})$ | —                     | 5    | 7                     | pf            |

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2.  $T_A$  25 °C,  $f = 1.0 \text{ MHz}$ .

3. Applicable to general purpose I/Os in top and bottom banks.

4. When used as  $V_{REF}$  maximum leakage = 25  $\mu\text{A}$ .

## sysI/O Recommended Operating Conditions

| Standard                                       | V <sub>CCIO</sub> |         |           | V <sub>REF</sub> (V) |      |       |
|------------------------------------------------|-------------------|---------|-----------|----------------------|------|-------|
|                                                | Min.              | Typ.    | Max.      | Min.                 | Typ. | Max.  |
| LVC MOS33 <sup>2</sup>                         | 3.135             | 3.3     | 3.465     | —                    | —    | —     |
| LVC MOS33D                                     | 3.135             | 3.3     | 3.465     | —                    | —    | —     |
| LVC MOS25 <sup>2</sup>                         | 2.375             | 2.5     | 2.625     | —                    | —    | —     |
| LVC MOS18                                      | 1.71              | 1.8     | 1.89      | —                    | —    | —     |
| LVC MOS15                                      | 1.425             | 1.5     | 1.575     | —                    | —    | —     |
| LVC MOS12 <sup>2</sup>                         | 1.14              | 1.2     | 1.26      | —                    | —    | —     |
| LV TTL33 <sup>2</sup>                          | 3.135             | 3.3     | 3.465     | —                    | —    | —     |
| PCI33                                          | 3.135             | 3.3     | 3.465     | —                    | —    | —     |
| SSTL15 <sup>3</sup>                            | 1.43              | 1.5     | 1.57      | 0.68                 | 0.75 | 0.9   |
| SSTL18_I, II <sup>2</sup>                      | 1.71              | 1.8     | 1.89      | 0.833                | 0.9  | 0.969 |
| SSTL25_I, II <sup>2</sup>                      | 2.375             | 2.5     | 2.625     | 1.15                 | 1.25 | 1.35  |
| SSTL33_I, II <sup>2</sup>                      | 3.135             | 3.3     | 3.465     | 1.3                  | 1.5  | 1.7   |
| HSTL15_I <sup>2</sup>                          | 1.425             | 1.5     | 1.575     | 0.68                 | 0.75 | 0.9   |
| HSTL18_I, II <sup>2</sup>                      | 1.71              | 1.8     | 1.89      | 0.816                | 0.9  | 1.08  |
| LVDS25 <sup>2</sup>                            | 2.375             | 2.5     | 2.625     | —                    | —    | —     |
| LVDS25E                                        | 2.375             | 2.5     | 2.625     | —                    | —    | —     |
| MLVDS <sup>1</sup>                             | 2.375             | 2.5     | 2.625     | —                    | —    | —     |
| LVPECL33 <sup>1, 2</sup>                       | 3.135             | 3.3     | 3.465     | —                    | —    | —     |
| Mini LVDS                                      | 2.375             | 2.5     | 2.625     | —                    | —    | —     |
| BLVDS25 <sup>1, 2</sup>                        | 2.375             | 2.5     | 2.625     | —                    | —    | —     |
| RSDS <sup>2</sup>                              | 2.375             | 2.5     | 2.625     | —                    | —    | —     |
| RSDSE <sup>1, 2</sup>                          | 2.375             | 2.5     | 2.625     | —                    | —    | —     |
| TRLVDS                                         | 3.14              | 3.3     | 3.47      | —                    | —    | —     |
| PPLVDS                                         | 3.14/2.25         | 3.3/2.5 | 3.47/2.75 | —                    | —    | —     |
| SSTL15D <sup>3</sup>                           | 1.43              | 1.5     | 1.57      | —                    | —    | —     |
| SSTL18D_I <sup>2, 3</sup> , II <sup>2, 3</sup> | 1.71              | 1.8     | 1.89      | —                    | —    | —     |
| SSTL25D_I <sup>2</sup> , II <sup>2</sup>       | 2.375             | 2.5     | 2.625     | —                    | —    | —     |
| SSTL33D_I <sup>2</sup> , II <sup>2</sup>       | 3.135             | 3.3     | 3.465     | —                    | —    | —     |
| HSTL15D_I <sup>2</sup>                         | 1.425             | 1.5     | 1.575     | —                    | —    | —     |
| HSTL18D_I <sup>2</sup> , II <sup>2</sup>       | 1.71              | 1.8     | 1.89      | —                    | —    | —     |

1. Inputs on chip. Outputs are implemented with the addition of external resistors.


2. For input voltage compatibility, see TN1177, [LatticeECP3 sysIO Usage Guide](#).

3. VREF is required when using Differential SSTL to interface to DDR memory.

### LVDS25E

The top and bottom sides of LatticeECP3 devices support LVDS outputs via emulated complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 3-1 is one possible solution for point-to-point signals.

**Figure 3-1. LVDS25E Output Termination Example**



**Table 3-1. LVDS25E DC Conditions**

| Parameter         | Description                      | Typical | Units |
|-------------------|----------------------------------|---------|-------|
| V <sub>CCIO</sub> | Output Driver Supply (+/-5%)     | 2.50    | V     |
| Z <sub>OUT</sub>  | Driver Impedance                 | 20      | Ω     |
| R <sub>S</sub>    | Driver Series Resistor (+/-1%)   | 158     | Ω     |
| R <sub>P</sub>    | Driver Parallel Resistor (+/-1%) | 140     | Ω     |
| R <sub>T</sub>    | Receiver Termination (+/-1%)     | 100     | Ω     |
| V <sub>OH</sub>   | Output High Voltage              | 1.43    | V     |
| V <sub>OL</sub>   | Output Low Voltage               | 1.07    | V     |
| V <sub>OD</sub>   | Output Differential Voltage      | 0.35    | V     |
| V <sub>CM</sub>   | Output Common Mode Voltage       | 1.25    | V     |
| Z <sub>BACK</sub> | Back Impedance                   | 100.5   | Ω     |
| I <sub>DC</sub>   | DC Output Current                | 6.03    | mA    |

### LVCMOS33D

All I/O banks support emulated differential I/O using the LVCMOS33D I/O type. This option, along with the external resistor network, provides the system designer the flexibility to place differential outputs on an I/O bank with 3.3 V V<sub>CCIO</sub>. The default drive current for LVCMOS33D output is 12 mA with the option to change the device strength to 4 mA, 8 mA, 16 mA or 20 mA. Follow the LVCMOS33 specifications for the DC characteristics of the LVCMOS33D.

## Typical Building Block Function Performance

### Pin-to-Pin Performance (LVCMOS25 12 mA Drive)<sup>1, 2, 3</sup>

| Function               | –8 Timing | Units |
|------------------------|-----------|-------|
| <b>Basic Functions</b> |           |       |
| 16-bit Decoder         | 4.7       | ns    |
| 32-bit Decoder         | 4.7       | ns    |
| 64-bit Decoder         | 5.7       | ns    |
| 4:1 MUX                | 4.1       | ns    |
| 8:1 MUX                | 4.3       | ns    |
| 16:1 MUX               | 4.7       | ns    |
| 32:1 MUX               | 4.8       | ns    |

1. These functions were generated using the ispLEVER design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.
2. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Diamond or ispLEVER software.

### Register-to-Register Performance<sup>1, 2, 3</sup>

| Function                                                                   | –8 Timing | Units |
|----------------------------------------------------------------------------|-----------|-------|
| <b>Basic Functions</b>                                                     |           |       |
| 16-bit Decoder                                                             | 500       | MHz   |
| 32-bit Decoder                                                             | 500       | MHz   |
| 64-bit Decoder                                                             | 500       | MHz   |
| 4:1 MUX                                                                    | 500       | MHz   |
| 8:1 MUX                                                                    | 500       | MHz   |
| 16:1 MUX                                                                   | 500       | MHz   |
| 32:1 MUX                                                                   | 445       | MHz   |
| 8-bit adder                                                                | 500       | MHz   |
| 16-bit adder                                                               | 500       | MHz   |
| 64-bit adder                                                               | 305       | MHz   |
| 16-bit counter                                                             | 500       | MHz   |
| 32-bit counter                                                             | 460       | MHz   |
| 64-bit counter                                                             | 320       | MHz   |
| 64-bit accumulator                                                         | 315       | MHz   |
| <b>Embedded Memory Functions</b>                                           |           |       |
| 512x36 Single Port RAM, EBR Output Registers                               | 340       | MHz   |
| 1024x18 True-Dual Port RAM (Write Through or Normal, EBR Output Registers) | 340       | MHz   |
| 1024x18 True-Dual Port RAM (Read-Before-Write, EBR Output Registers)       | 130       | MHz   |
| 1024x18 True-Dual Port RAM (Write Through or Normal, PLC Output Registers) | 245       | MHz   |
| <b>Distributed Memory Functions</b>                                        |           |       |
| 16x4 Pseudo-Dual Port RAM (One PFU)                                        | 500       | MHz   |
| 32x4 Pseudo-Dual Port RAM                                                  | 500       | MHz   |
| 64x8 Pseudo-Dual Port RAM                                                  | 400       | MHz   |
| <b>DSP Function</b>                                                        |           |       |
| 18x18 Multiplier (All Registers)                                           | 400       | MHz   |
| 9x9 Multiplier (All Registers)                                             | 400       | MHz   |
| 36x36 Multiply (All Registers)                                             | 260       | MHz   |

### LatticeECP3 External Switching Characteristics <sup>1, 2, 3, 13</sup>

Over Recommended Commercial Operating Conditions

| Parameter                                                                                     | Description                                                    | Device         | -8   |      | -7   |      | -6   |      | Units |
|-----------------------------------------------------------------------------------------------|----------------------------------------------------------------|----------------|------|------|------|------|------|------|-------|
|                                                                                               |                                                                |                | Min. | Max. | Min. | Max. | Min. | Max. |       |
| Clocks                                                                                        |                                                                |                |      |      |      |      |      |      |       |
| Primary Clock <sup>6</sup>                                                                    |                                                                |                |      |      |      |      |      |      |       |
| f <sub>MAX_PRI</sub>                                                                          | Frequency for Primary Clock Tree                               | ECP3-150EA     | —    | 500  | —    | 420  | —    | 375  | MHz   |
| t <sub>W_PRI</sub>                                                                            | Clock Pulse Width for Primary Clock                            | ECP3-150EA     | 0.8  | —    | 0.9  | —    | 1.0  | —    | ns    |
| t <sub>SKEW_PRI</sub>                                                                         | Primary Clock Skew Within a Device                             | ECP3-150EA     | —    | 300  | —    | 330  | —    | 360  | ps    |
| t <sub>SKEW_PRIIB</sub>                                                                       | Primary Clock Skew Within a Bank                               | ECP3-150EA     | —    | 250  | —    | 280  | —    | 300  | ps    |
| f <sub>MAX_PRI</sub>                                                                          | Frequency for Primary Clock Tree                               | ECP3-70EA/95EA | —    | 500  | —    | 420  | —    | 375  | MHz   |
| t <sub>W_PRI</sub>                                                                            | Pulse Width for Primary Clock                                  | ECP3-70EA/95EA | 0.8  | —    | 0.9  | —    | 1.0  | —    | ns    |
| t <sub>SKEW_PRI</sub>                                                                         | Primary Clock Skew Within a Device                             | ECP3-70EA/95EA | —    | 360  | —    | 370  | —    | 380  | ps    |
| t <sub>SKEW_PRIIB</sub>                                                                       | Primary Clock Skew Within a Bank                               | ECP3-70EA/95EA | —    | 310  | —    | 320  | —    | 330  | ps    |
| f <sub>MAX_PRI</sub>                                                                          | Frequency for Primary Clock Tree                               | ECP3-35EA      | —    | 500  | —    | 420  | —    | 375  | MHz   |
| t <sub>W_PRI</sub>                                                                            | Pulse Width for Primary Clock                                  | ECP3-35EA      | 0.8  | —    | 0.9  | —    | 1.0  | —    | ns    |
| t <sub>SKEW_PRI</sub>                                                                         | Primary Clock Skew Within a Device                             | ECP3-35EA      | —    | 300  | —    | 330  | —    | 360  | ps    |
| t <sub>SKEW_PRIIB</sub>                                                                       | Primary Clock Skew Within a Bank                               | ECP3-35EA      | —    | 250  | —    | 280  | —    | 300  | ps    |
| f <sub>MAX_PRI</sub>                                                                          | Frequency for Primary Clock Tree                               | ECP3-17EA      | —    | 500  | —    | 420  | —    | 375  | MHz   |
| t <sub>W_PRI</sub>                                                                            | Pulse Width for Primary Clock                                  | ECP3-17EA      | 0.8  | —    | 0.9  | —    | 1.0  | —    | ns    |
| t <sub>SKEW_PRI</sub>                                                                         | Primary Clock Skew Within a Device                             | ECP3-17EA      | —    | 310  | —    | 340  | —    | 370  | ps    |
| t <sub>SKEW_PRIIB</sub>                                                                       | Primary Clock Skew Within a Bank                               | ECP3-17EA      | —    | 220  | —    | 230  | —    | 240  | ps    |
| Edge Clock <sup>6</sup>                                                                       |                                                                |                |      |      |      |      |      |      |       |
| f <sub>MAX_EDGE</sub>                                                                         | Frequency for Edge Clock                                       | ECP3-150EA     | —    | 500  | —    | 420  | —    | 375  | MHz   |
| t <sub>W_EDGE</sub>                                                                           | Clock Pulse Width for Edge Clock                               | ECP3-150EA     | 0.9  | —    | 1.0  | —    | 1.2  | —    | ns    |
| t <sub>SKEW_EDGE_DQS</sub>                                                                    | Edge Clock Skew Within an Edge of the Device                   | ECP3-150EA     | —    | 200  | —    | 210  | —    | 220  | ps    |
| f <sub>MAX_EDGE</sub>                                                                         | Frequency for Edge Clock                                       | ECP3-70EA/95EA | —    | 500  | —    | 420  | —    | 375  | MHz   |
| t <sub>W_EDGE</sub>                                                                           | Clock Pulse Width for Edge Clock                               | ECP3-70EA/95EA | 0.9  | —    | 1.0  | —    | 1.2  | —    | ns    |
| t <sub>SKEW_EDGE_DQS</sub>                                                                    | Edge Clock Skew Within an Edge of the Device                   | ECP3-70EA/95EA | —    | 200  | —    | 210  | —    | 220  | ps    |
| f <sub>MAX_EDGE</sub>                                                                         | Frequency for Edge Clock                                       | ECP3-35EA      | —    | 500  | —    | 420  | —    | 375  | MHz   |
| t <sub>W_EDGE</sub>                                                                           | Clock Pulse Width for Edge Clock                               | ECP3-35EA      | 0.9  | —    | 1.0  | —    | 1.2  | —    | ns    |
| t <sub>SKEW_EDGE_DQS</sub>                                                                    | Edge Clock Skew Within an Edge of the Device                   | ECP3-35EA      | —    | 200  | —    | 210  | —    | 220  | ps    |
| f <sub>MAX_EDGE</sub>                                                                         | Frequency for Edge Clock                                       | ECP3-17EA      | —    | 500  | —    | 420  | —    | 375  | MHz   |
| t <sub>W_EDGE</sub>                                                                           | Clock Pulse Width for Edge Clock                               | ECP3-17EA      | 0.9  | —    | 1.0  | —    | 1.2  | —    | ns    |
| t <sub>SKEW_EDGE_DQS</sub>                                                                    | Edge Clock Skew Within an Edge of the Device                   | ECP3-17EA      | —    | 200  | —    | 210  | —    | 220  | ps    |
| Generic SDR                                                                                   |                                                                |                |      |      |      |      |      |      |       |
| General I/O Pin Parameters Using Dedicated Clock Input Primary Clock Without PLL <sup>2</sup> |                                                                |                |      |      |      |      |      |      |       |
| t <sub>CO</sub>                                                                               | Clock to Output - PIO Output Register                          | ECP3-150EA     | —    | 3.9  | —    | 4.3  | —    | 4.7  | ns    |
| t <sub>SU</sub>                                                                               | Clock to Data Setup - PIO Input Register                       | ECP3-150EA     | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| t <sub>H</sub>                                                                                | Clock to Data Hold - PIO Input Register                        | ECP3-150EA     | 1.5  | —    | 1.7  | —    | 2.0  | —    | ns    |
| t <sub>SU_DEL</sub>                                                                           | Clock to Data Setup - PIO Input Register with Data Input Delay | ECP3-150EA     | 1.3  | —    | 1.5  | —    | 1.7  | —    | ns    |

### LatticeECP3 External Switching Characteristics (Continued)<sup>1, 2, 3, 13</sup>

Over Recommended Commercial Operating Conditions

| Parameter                                                                                                                                        | Description                                                    | Device             | -8    |       | -7    |       | -6    |       | Units |
|--------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------|--------------------|-------|-------|-------|-------|-------|-------|-------|
|                                                                                                                                                  |                                                                |                    | Min.  | Max.  | Min.  | Max.  | Min.  | Max.  |       |
| t <sub>HPLL</sub>                                                                                                                                | Clock to Data Hold - PIO Input Register                        | ECP3-70EA/95EA     | 0.7   | —     | 0.7   | —     | 0.8   | —     | ns    |
| t <sub>SU_DELP</sub>                                                                                                                             | Clock to Data Setup - PIO Input Register with Data Input Delay | ECP3-70EA/95EA     | 1.6   | —     | 1.8   | —     | 2.0   | —     | ns    |
| t <sub>H_DELP</sub>                                                                                                                              | Clock to Data Hold - PIO Input Register with Input Data Delay  | ECP3-70EA/95EA     | 0.0   | —     | 0.0   | —     | 0.0   | —     | ns    |
| t <sub>COPLL</sub>                                                                                                                               | Clock to Output - PIO Output Register                          | ECP3-35EA          | —     | 3.2   | —     | 3.4   | —     | 3.6   | ns    |
| t <sub>SUPLL</sub>                                                                                                                               | Clock to Data Setup - PIO Input Register                       | ECP3-35EA          | 0.6   | —     | 0.7   | —     | 0.8   | —     | ns    |
| t <sub>HPLL</sub>                                                                                                                                | Clock to Data Hold - PIO Input Register                        | ECP3-35EA          | 0.3   | —     | 0.3   | —     | 0.4   | —     | ns    |
| t <sub>SU_DELP</sub>                                                                                                                             | Clock to Data Setup - PIO Input Register with Data Input Delay | ECP3-35EA          | 1.6   | —     | 1.7   | —     | 1.8   | —     | ns    |
| t <sub>H_DELP</sub>                                                                                                                              | Clock to Data Hold - PIO Input Register with Input Data Delay  | ECP3-35EA          | 0.0   | —     | 0.0   | —     | 0.0   | —     | ns    |
| t <sub>COPLL</sub>                                                                                                                               | Clock to Output - PIO Output Register                          | ECP3-17EA          | —     | 3.0   | —     | 3.3   | —     | 3.5   | ns    |
| t <sub>SUPLL</sub>                                                                                                                               | Clock to Data Setup - PIO Input Register                       | ECP3-17EA          | 0.6   | —     | 0.7   | —     | 0.8   | —     | ns    |
| t <sub>HPLL</sub>                                                                                                                                | Clock to Data Hold - PIO Input Register                        | ECP3-17EA          | 0.3   | —     | 0.3   | —     | 0.4   | —     | ns    |
| t <sub>SU_DELP</sub>                                                                                                                             | Clock to Data Setup - PIO Input Register with Data Input Delay | ECP3-17EA          | 1.6   | —     | 1.7   | —     | 1.8   | —     | ns    |
| t <sub>H_DELP</sub>                                                                                                                              | Clock to Data Hold - PIO Input Register with Input Data Delay  | ECP3-17EA          | 0.0   | —     | 0.0   | —     | 0.0   | —     | ns    |
| <b>Generic DDR<sup>12</sup></b>                                                                                                                  |                                                                |                    |       |       |       |       |       |       |       |
| <b>Generic DDRX1 Inputs with Clock and Data (&gt;10 Bits Wide) Centered at Pin (GDDR1_RX.SCLK.Centered) Using PCLK Pin for Clock Input</b>       |                                                                |                    |       |       |       |       |       |       |       |
| t <sub>SUGDDR</sub>                                                                                                                              | Data Setup Before CLK                                          | All ECP3EA Devices | 480   | —     | 480   | —     | 480   | —     | ps    |
| t <sub>HOGDDR</sub>                                                                                                                              | Data Hold After CLK                                            | All ECP3EA Devices | 480   | —     | 480   | —     | 480   | —     | ps    |
| f <sub>MAX_GDDR</sub>                                                                                                                            | DDR1 Clock Frequency                                           | All ECP3EA Devices | —     | 250   | —     | 250   | —     | 250   | MHz   |
| <b>Generic DDRX1 Inputs with Clock and Data (&gt;10 Bits Wide) Aligned at Pin (GDDR1_RX.SCLK.PLL.Aligned) Using PLLCLKIN Pin for Clock Input</b> |                                                                |                    |       |       |       |       |       |       |       |
| <b>Data Left, Right, and Top Sides and Clock Left and Right Sides</b>                                                                            |                                                                |                    |       |       |       |       |       |       |       |
| t <sub>DVACKGDDR</sub>                                                                                                                           | Data Setup Before CLK                                          | All ECP3EA Devices | —     | 0.225 | —     | 0.225 | —     | 0.225 | UI    |
| t <sub>DVECLKGDDR</sub>                                                                                                                          | Data Hold After CLK                                            | All ECP3EA Devices | 0.775 | —     | 0.775 | —     | 0.775 | —     | UI    |
| f <sub>MAX_GDDR</sub>                                                                                                                            | DDR1 Clock Frequency                                           | All ECP3EA Devices | —     | 250   | —     | 250   | —     | 250   | MHz   |
| <b>Generic DDRX1 Inputs with Clock and Data (&gt;10 Bits Wide) Aligned at Pin (GDDR1_RX.SCLK.Aligned) Using DLL - CLKIN Pin for Clock Input</b>  |                                                                |                    |       |       |       |       |       |       |       |
| <b>Data Left, Right and Top Sides and Clock Left and Right Sides</b>                                                                             |                                                                |                    |       |       |       |       |       |       |       |
| t <sub>DVACKGDDR</sub>                                                                                                                           | Data Setup Before CLK                                          | All ECP3EA Devices | —     | 0.225 | —     | 0.225 | —     | 0.225 | UI    |
| t <sub>DVECLKGDDR</sub>                                                                                                                          | Data Hold After CLK                                            | All ECP3EA Devices | 0.775 | —     | 0.775 | —     | 0.775 | —     | UI    |
| f <sub>MAX_GDDR</sub>                                                                                                                            | DDR1 Clock Frequency                                           | All ECP3EA Devices | —     | 250   | —     | 250   | —     | 250   | MHz   |
| <b>Generic DDRX1 Inputs with Clock and Data (&lt;10 Bits Wide) Centered at Pin (GDDR1_RX.DQS.Centered) Using DQS Pin for Clock Input</b>         |                                                                |                    |       |       |       |       |       |       |       |
| t <sub>SUGDDR</sub>                                                                                                                              | Data Setup After CLK                                           | All ECP3EA Devices | 535   | —     | 535   | —     | 535   | —     | ps    |
| t <sub>HOGDDR</sub>                                                                                                                              | Data Hold After CLK                                            | All ECP3EA Devices | 535   | —     | 535   | —     | 535   | —     | ps    |
| f <sub>MAX_GDDR</sub>                                                                                                                            | DDR1 Clock Frequency                                           | All ECP3EA Devices | —     | 250   | —     | 250   | —     | 250   | MHz   |
| <b>Generic DDRX1 Inputs with Clock and Data (&lt;10bits wide) Aligned at Pin (GDDR1_RX.DQS.Aligned) Using DQS Pin for Clock Input</b>            |                                                                |                    |       |       |       |       |       |       |       |
| <b>Data and Clock Left and Right Sides</b>                                                                                                       |                                                                |                    |       |       |       |       |       |       |       |
| t <sub>DVACKGDDR</sub>                                                                                                                           | Data Setup Before CLK                                          | All ECP3EA Devices | —     | 0.225 | —     | 0.225 | —     | 0.225 | UI    |

### SERDES External Reference Clock


The external reference clock selection and its interface are a critical part of system applications for this product. Table 3-12 specifies reference clock requirements, over the full range of operating conditions.

**Table 3-12. External Reference Clock Specification (refclkp/refclkn)**

| Symbol                 | Description                                  | Min.  | Typ.   | Max.              | Units                |
|------------------------|----------------------------------------------|-------|--------|-------------------|----------------------|
| $F_{REF}$              | Frequency range                              | 15    | —      | 320               | MHz                  |
| $F_{REF-PPM}$          | Frequency tolerance <sup>1</sup>             | –1000 | —      | 1000              | ppm                  |
| $V_{REF-IN-SE}$        | Input swing, single-ended clock <sup>2</sup> | 200   | —      | $V_{CCA}$         | mV, p-p              |
| $V_{REF-IN-DIFF}$      | Input swing, differential clock              | 200   | —      | $2 \cdot V_{CCA}$ | mV, p-p differential |
| $V_{REF-IN}$           | Input levels                                 | 0     | —      | $V_{CCA} + 0.3$   | V                    |
| $D_{REF}$              | Duty cycle <sup>3</sup>                      | 40    | —      | 60                | %                    |
| $T_{REF-R}$            | Rise time (20% to 80%)                       | 200   | 500    | 1000              | ps                   |
| $T_{REF-F}$            | Fall time (80% to 20%)                       | 200   | 500    | 1000              | ps                   |
| $Z_{REF-IN-TERM-DIFF}$ | Differential input termination               | –20%  | 100/2K | +20%              | Ohms                 |
| $C_{REF-IN-CAP}$       | Input capacitance                            | —     | —      | 7                 | pF                   |

1. Depending on the application, the PLL\_LOL\_SET and CDR\_LOL\_SET control registers may be adjusted for other tolerance values as described in TN1176, [LatticeECP3 SERDES/PCS Usage Guide](#).
2. The signal swing for a single-ended input clock must be as large as the p-p differential swing of a differential input clock to get the same gain at the input receiver. Lower swings for the clock may be possible, but will tend to increase jitter.
3. Measured at 50% amplitude.

**Figure 3-13. SERDES External Reference Clock Waveforms**



## Gigabit Ethernet/Serial Rapid I/O Type 1/SGMII/CPRI LV E.12 Electrical and Timing Characteristics

### AC and DC Characteristics

**Table 3-17. Transmit**

| Symbol                 | Description                      | Test Conditions | Min. | Typ. | Max. | Units |
|------------------------|----------------------------------|-----------------|------|------|------|-------|
| $T_{RF}$               | Differential rise/fall time      | 20%-80%         | —    | 80   | —    | ps    |
| $Z_{TX\_DIFF\_DC}$     | Differential impedance           |                 | 80   | 100  | 120  | Ohms  |
| $J_{TX\_DDJ}^{3,4,5}$  | Output data deterministic jitter |                 | —    | —    | 0.10 | UI    |
| $J_{TX\_TJ}^{2,3,4,5}$ | Total output data jitter         |                 | —    | —    | 0.24 | UI    |

1. Rise and fall times measured with board trace, connector and approximately 2.5 pF load.
2. Total jitter includes both deterministic jitter and random jitter. The random jitter is the total jitter minus the actual deterministic jitter.
3. Jitter values are measured with each CML output AC coupled into a 50-Ohm impedance (100-Ohm differential impedance).
4. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.
5. Values are measured at 1.25 Gbps.

**Table 3-18. Receive and Jitter Tolerance**

| Symbol                   | Description                                   | Test Conditions          | Min. | Typ. | Max. | Units |
|--------------------------|-----------------------------------------------|--------------------------|------|------|------|-------|
| $RL_{RX\_DIFF}$          | Differential return loss                      | From 100 MHz to 1.25 GHz | 10   | —    | —    | dB    |
| $RL_{RX\_CM}$            | Common mode return loss                       | From 100 MHz to 1.25 GHz | 6    | —    | —    | dB    |
| $Z_{RX\_DIFF}$           | Differential termination resistance           |                          | 80   | 100  | 120  | Ohms  |
| $J_{RX\_DJ}^{1,2,3,4,5}$ | Deterministic jitter tolerance (peak-to-peak) |                          | —    | —    | 0.34 | UI    |
| $J_{RX\_RJ}^{1,2,3,4,5}$ | Random jitter tolerance (peak-to-peak)        |                          | —    | —    | 0.26 | UI    |
| $J_{RX\_SJ}^{1,2,3,4,5}$ | Sinusoidal jitter tolerance (peak-to-peak)    |                          | —    | —    | 0.11 | UI    |
| $J_{RX\_TJ}^{1,2,3,4,5}$ | Total jitter tolerance (peak-to-peak)         |                          | —    | —    | 0.71 | UI    |
| $T_{RX\_EYE}$            | Receiver eye opening                          |                          | 0.29 | —    | —    | UI    |

1. Total jitter includes deterministic jitter, random jitter and sinusoidal jitter. The sinusoidal jitter tolerance mask is shown in Figure 3-18.
2. Jitter values are measured with each high-speed input AC coupled into a 50-Ohm impedance.
3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.
4. Jitter tolerance, Differential Input Sensitivity and Receiver Eye Opening parameters are characterized when Full Rx Equalization is enabled.
5. Values are measured at 1.25 Gbps.

## LatticeECP3 sysCONFIG Port Timing Specifications (Continued)


Over Recommended Operating Conditions

| Parameter                               | Description                              | Min. | Max. | Units |
|-----------------------------------------|------------------------------------------|------|------|-------|
| $t_{SSCL}$                              | CCLK Minimum Low Pulse                   | 5    | —    | ns    |
| $t_{HLCH}$                              | HOLDN Low Setup Time (Relative to CCLK)  | 5    | —    | ns    |
| $t_{CHHH}$                              | HOLDN Low Hold Time (Relative to CCLK)   | 5    | —    | ns    |
| <b>Master and Slave SPI (Continued)</b> |                                          |      |      |       |
| $t_{CHHL}$                              | HOLDN High Hold Time (Relative to CCLK)  | 5    | —    | ns    |
| $t_{HHCH}$                              | HOLDN High Setup Time (Relative to CCLK) | 5    | —    | ns    |
| $t_{HLQZ}$                              | HOLDN to Output High-Z                   | —    | 9    | ns    |
| $t_{HHQX}$                              | HOLDN to Output Low-Z                    | —    | 9    | ns    |

1. Re-toggling the PROGRAMN pin is not permitted until the INITN pin is high. Avoid consecutive toggling of the PROGRAMN.

| Parameter              | Min.                 | Max.                 | Units |
|------------------------|----------------------|----------------------|-------|
| Master Clock Frequency | Selected value - 15% | Selected value + 15% | MHz   |
| Duty Cycle             | 40                   | 60                   | %     |

**Figure 3-20. sysCONFIG Parallel Port Read Cycle**



## PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin

| PICs Associated with DQS Strobe               | PIO Within PIC | DDR Strobe (DQS) and Data (DQ) Pins |
|-----------------------------------------------|----------------|-------------------------------------|
| <b>For Left and Right Edges of the Device</b> |                |                                     |
| P[Edge] [n-3]                                 | A              | DQ                                  |
|                                               | B              | DQ                                  |
| P[Edge] [n-2]                                 | A              | DQ                                  |
|                                               | B              | DQ                                  |
| P[Edge] [n-1]                                 | A              | DQ                                  |
|                                               | B              | DQ                                  |
| P[Edge] [n]                                   | A              | [Edge]DQSn                          |
|                                               | B              | DQ                                  |
| P[Edge] [n+1]                                 | A              | DQ                                  |
|                                               | B              | DQ                                  |
| P[Edge] [n+2]                                 | A              | DQ                                  |
|                                               | B              | DQ                                  |
| <b>For Top Edge of the Device</b>             |                |                                     |
| P[Edge] [n-3]                                 | A              | DQ                                  |
|                                               | B              | DQ                                  |
| P[Edge] [n-2]                                 | A              | DQ                                  |
|                                               | B              | DQ                                  |
| P[Edge] [n-1]                                 | A              | DQ                                  |
|                                               | B              | DQ                                  |
| P[Edge] [n]                                   | A              | [Edge]DQSn                          |
|                                               | B              | DQ                                  |
| P[Edge] [n+1]                                 | A              | DQ                                  |
|                                               | B              | DQ                                  |
| P[Edge] [n+2]                                 | A              | DQ                                  |
|                                               | B              | DQ                                  |

Note: "n" is a row PIC number.

## Pin Information Summary (Cont.)

| Pin Information Summary                             |                      | ECP3-17EA |           |           | ECP3-35EA |           |           |
|-----------------------------------------------------|----------------------|-----------|-----------|-----------|-----------|-----------|-----------|
| Pin Type                                            |                      | 256 ftBGA | 328 csBGA | 484 fpBGA | 256 ftBGA | 484 fpBGA | 672 fpBGA |
| Emulated Differential I/O per Bank                  | Bank 0               | 13        | 10        | 18        | 13        | 21        | 24        |
|                                                     | Bank 1               | 7         | 5         | 12        | 7         | 18        | 18        |
|                                                     | Bank 2               | 2         | 2         | 4         | 1         | 8         | 8         |
|                                                     | Bank 3               | 4         | 2         | 13        | 5         | 20        | 19        |
|                                                     | Bank 6               | 5         | 1         | 13        | 6         | 22        | 20        |
|                                                     | Bank 7               | 6         | 9         | 10        | 6         | 11        | 13        |
|                                                     | Bank 8               | 12        | 12        | 12        | 12        | 12        | 12        |
| Highspeed Differential I/O per Bank                 | Bank 0               | 0         | 0         | 0         | 0         | 0         | 0         |
|                                                     | Bank 1               | 0         | 0         | 0         | 0         | 0         | 0         |
|                                                     | Bank 2               | 2         | 2         | 3         | 3         | 6         | 6         |
|                                                     | Bank 3               | 5         | 4         | 9         | 4         | 9         | 12        |
|                                                     | Bank 6               | 5         | 4         | 9         | 4         | 11        | 12        |
|                                                     | Bank 7               | 5         | 6         | 8         | 5         | 9         | 10        |
|                                                     | Bank 8               | 0         | 0         | 0         | 0         | 0         | 0         |
| Total Single Ended/ Total Differential I/O per Bank | Bank 0               | 26/13     | 20/10     | 36/18     | 26/13     | 42/21     | 48/24     |
|                                                     | Bank 1               | 14/7      | 10/5      | 24/12     | 14/7      | 36/18     | 36/18     |
|                                                     | Bank 2               | 8/4       | 9/4       | 14/7      | 8/4       | 28/14     | 28/14     |
|                                                     | Bank 3               | 18/9      | 12/6      | 44/22     | 18/9      | 58/29     | 63/31     |
|                                                     | Bank 6               | 20/10     | 11/5      | 44/22     | 20/10     | 67/33     | 65/32     |
|                                                     | Bank 7               | 23/11     | 30/15     | 36/18     | 23/11     | 40/20     | 46/23     |
|                                                     | Bank 8               | 24/12     | 24/12     | 24/12     | 24/12     | 24/12     | 24/12     |
| DDR Groups Bonded per Bank <sup>2</sup>             | Bank 0               | 2         | 1         | 3         | 2         | 3         | 4         |
|                                                     | Bank 1               | 1         | 0         | 2         | 1         | 3         | 3         |
|                                                     | Bank 2               | 0         | 0         | 1         | 0         | 2         | 2         |
|                                                     | Bank 3               | 1         | 0         | 3         | 1         | 3         | 4         |
|                                                     | Bank 6               | 1         | 0         | 3         | 1         | 4         | 4         |
|                                                     | Bank 7               | 1         | 2         | 2         | 1         | 3         | 3         |
|                                                     | Configuration Bank 8 | 0         | 0         | 0         | 0         | 0         | 0         |
| SERDES Quads                                        |                      | 1         | 1         | 1         | 1         | 1         | 1         |

1. These pins must remain floating on the board.

2. Some DQS groups may not support DQS-12. Refer to the device pinout (.csv) file.

**Pin Information Summary (Cont.)**

| Pin Information Summary                    |        | ECP3-95EA    |              |               | ECP3-150EA   |               |
|--------------------------------------------|--------|--------------|--------------|---------------|--------------|---------------|
| Pin Type                                   |        | 484<br>fpBGA | 672<br>fpBGA | 1156<br>fpBGA | 672<br>fpBGA | 1156<br>fpBGA |
| General Purpose<br>Inputs/Outputs per bank | Bank 0 | 42           | 60           | 86            | 60           | 94            |
|                                            | Bank 1 | 36           | 48           | 78            | 48           | 86            |
|                                            | Bank 2 | 24           | 34           | 36            | 34           | 58            |
|                                            | Bank 3 | 54           | 59           | 86            | 59           | 104           |
|                                            | Bank 6 | 63           | 67           | 86            | 67           | 104           |
|                                            | Bank 7 | 36           | 48           | 54            | 48           | 76            |
|                                            | Bank 8 | 24           | 24           | 24            | 24           | 24            |
| General Purpose Inputs per<br>Bank         | Bank 0 | 0            | 0            | 0             | 0            | 0             |
|                                            | Bank 1 | 0            | 0            | 0             | 0            | 0             |
|                                            | Bank 2 | 4            | 8            | 8             | 8            | 8             |
|                                            | Bank 3 | 4            | 12           | 12            | 12           | 12            |
|                                            | Bank 6 | 4            | 12           | 12            | 12           | 12            |
|                                            | Bank 7 | 4            | 8            | 8             | 8            | 8             |
|                                            | Bank 8 | 0            | 0            | 0             | 0            | 0             |
| General Purpose Outputs per<br>Bank        | Bank 0 | 0            | 0            | 0             | 0            | 0             |
|                                            | Bank 1 | 0            | 0            | 0             | 0            | 0             |
|                                            | Bank 2 | 0            | 0            | 0             | 0            | 0             |
|                                            | Bank 3 | 0            | 0            | 0             | 0            | 0             |
|                                            | Bank 6 | 0            | 0            | 0             | 0            | 0             |
|                                            | Bank 7 | 0            | 0            | 0             | 0            | 0             |
|                                            | Bank 8 | 0            | 0            | 0             | 0            | 0             |
| Total Single-Ended User I/O                |        | 295          | 380          | 490           | 380          | 586           |
| VCC                                        |        | 16           | 32           | 32            | 32           | 32            |
| VCCAUX                                     |        | 8            | 12           | 16            | 12           | 16            |
| VTT                                        |        | 4            | 4            | 8             | 4            | 8             |
| VCCA                                       |        | 4            | 8            | 16            | 8            | 16            |
| VCCPLL                                     |        | 4            | 4            | 4             | 4            | 4             |
| VCCIO                                      | Bank 0 | 2            | 4            | 4             | 4            | 4             |
|                                            | Bank 1 | 2            | 4            | 4             | 4            | 4             |
|                                            | Bank 2 | 2            | 4            | 4             | 4            | 4             |
|                                            | Bank 3 | 2            | 4            | 4             | 4            | 4             |
|                                            | Bank 6 | 2            | 4            | 4             | 4            | 4             |
|                                            | Bank 7 | 2            | 4            | 4             | 4            | 4             |
|                                            | Bank 8 | 2            | 2            | 2             | 2            | 2             |
| VCCJ                                       |        | 1            | 1            | 1             | 1            | 1             |
| TAP                                        |        | 4            | 4            | 4             | 4            | 4             |
| GND, GNDIO                                 |        | 98           | 139          | 233           | 139          | 233           |
| NC                                         |        | 0            | 0            | 238           | 0            | 116           |
| Reserved <sup>1</sup>                      |        | 2            | 2            | 2             | 2            | 2             |
| SERDES                                     |        | 26           | 52           | 78            | 52           | 104           |
| Miscellaneous Pins                         |        | 8            | 8            | 8             | 8            | 8             |
| Total Bonded Pins                          |        | 484          | 672          | 1156          | 672          | 1156          |

## Pin Information Summary (Cont.)

| Pin Information Summary                                |                     | ECP3-95EA |           |            | ECP3-150EA |            |
|--------------------------------------------------------|---------------------|-----------|-----------|------------|------------|------------|
| Pin Type                                               |                     | 484 fpBGA | 672 fpBGA | 1156 fpBGA | 672 fpBGA  | 1156 fpBGA |
| Emulated Differential I/O per Bank                     | Bank 0              | 21        | 30        | 43         | 30         | 47         |
|                                                        | Bank 1              | 18        | 24        | 39         | 24         | 43         |
|                                                        | Bank 2              | 8         | 12        | 13         | 12         | 18         |
|                                                        | Bank 3              | 20        | 23        | 33         | 23         | 37         |
|                                                        | Bank 6              | 22        | 25        | 33         | 25         | 37         |
|                                                        | Bank 7              | 11        | 16        | 18         | 16         | 24         |
|                                                        | Bank 8              | 12        | 12        | 12         | 12         | 12         |
| Highspeed Differential I/O per Bank                    | Bank 0              | 0         | 0         | 0          | 0          | 0          |
|                                                        | Bank 1              | 0         | 0         | 0          | 0          | 0          |
|                                                        | Bank 2              | 6         | 9         | 9          | 9          | 15         |
|                                                        | Bank 3              | 9         | 12        | 16         | 12         | 21         |
|                                                        | Bank 6              | 11        | 14        | 16         | 14         | 21         |
|                                                        | Bank 7              | 9         | 12        | 13         | 12         | 18         |
|                                                        | Bank 8              | 0         | 0         | 0          | 0          | 0          |
| Total Single Ended/<br>Total Differential I/O per Bank | Bank 0              | 42/21     | 60/30     | 86/43      | 60/30      | 94/47      |
|                                                        | Bank 1              | 36/18     | 48/24     | 78/39      | 48/24      | 86/43      |
|                                                        | Bank 2              | 28/14     | 42/21     | 44/22      | 42/21      | 66/33      |
|                                                        | Bank 3              | 58/29     | 71/35     | 98/49      | 71/35      | 116/58     |
|                                                        | Bank 6              | 67/33     | 78/39     | 98/49      | 78/39      | 116/58     |
|                                                        | Bank 7              | 40/20     | 56/28     | 62/31      | 56/28      | 84/42      |
|                                                        | Bank 8              | 24/12     | 24/12     | 24/12      | 24/12      | 24/12      |
| DDR Groups Bonded per Bank                             | Bank 0              | 3         | 5         | 7          | 5          | 7          |
|                                                        | Bank 1              | 3         | 4         | 7          | 4          | 7          |
|                                                        | Bank 2              | 2         | 3         | 3          | 3          | 4          |
|                                                        | Bank 3              | 3         | 4         | 5          | 4          | 7          |
|                                                        | Bank 6              | 4         | 4         | 5          | 4          | 7          |
|                                                        | Bank 7              | 3         | 4         | 4          | 4          | 6          |
|                                                        | Configuration Bank8 | 0         | 0         | 0          | 0          | 0          |
| SERDES Quads                                           |                     | 1         | 2         | 3          | 2          | 4          |

1. These pins must remain floating on the board.

| Date          | Version | Section                          | Change Summary                                                                                                                                                                                                                                                                                                                            |
|---------------|---------|----------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| February 2009 | 01.0    |                                  | Updated Simplified Channel Block Diagram for SERDES/PCS Block diagram.                                                                                                                                                                                                                                                                    |
|               |         |                                  | Updated Device Configuration text section.                                                                                                                                                                                                                                                                                                |
|               |         |                                  | Corrected software default value of MCCLK to be 2.5 MHz.                                                                                                                                                                                                                                                                                  |
|               |         | DC and Switching Characteristics | Updated VCCOB Min/Max data in Recommended Operating Conditions table.                                                                                                                                                                                                                                                                     |
|               |         |                                  | Corrected footnote 2 in sysIO Recommended Operating Conditions table.                                                                                                                                                                                                                                                                     |
|               |         |                                  | Added added footnote 7 for $t_{\text{SKEW\_PRIB}}$ to External Switching Characteristics table.                                                                                                                                                                                                                                           |
|               |         |                                  | Added 2-to-1 Gearing text section and table.                                                                                                                                                                                                                                                                                              |
|               |         |                                  | Updated External Reference Clock Specification (refclkp/refclkn) table.                                                                                                                                                                                                                                                                   |
|               |         |                                  | LatticeECP3 sysCONFIG Port Timing Specifications - updated $t_{\text{DINIT}}$ information.                                                                                                                                                                                                                                                |
|               |         |                                  | Added sysCONFIG Port Timing waveform.                                                                                                                                                                                                                                                                                                     |
|               |         |                                  | Serial Input Data Specifications table, delete Typ data for $V_{\text{RX-DIFF-S}}$ .                                                                                                                                                                                                                                                      |
|               |         |                                  | Added footnote 4 to sysCLOCK PLL Timing table for $t_{\text{PFD}}$ .                                                                                                                                                                                                                                                                      |
|               |         |                                  | Added SERDES/PCS Block Latency Breakdown table.                                                                                                                                                                                                                                                                                           |
|               |         |                                  | External Reference Clock Specifications table, added footnote 4, add symbol name vREF-IN-DIFF.                                                                                                                                                                                                                                            |
|               |         |                                  | Added SERDES External Reference Clock Waveforms.                                                                                                                                                                                                                                                                                          |
|               |         |                                  | Updated Serial Output Timing and Levels table.                                                                                                                                                                                                                                                                                            |
|               |         |                                  | Pin-to-pin performance table, changed "typically 3% slower" to "typically slower".                                                                                                                                                                                                                                                        |
|               |         |                                  | Updated timing information                                                                                                                                                                                                                                                                                                                |
|               |         |                                  | Updated SERDES minimum frequency.                                                                                                                                                                                                                                                                                                         |
|               |         |                                  | Added data to the following tables: External Switching Characteristics, Internal Switching Characteristics, Family Timing Adders, Maximum I/O Buffer Speed, DLL Timing, High Speed Data Transmitter, Channel Output Jitter, Typical Building Block Function Performance, Register-to-Register Performance, and Power Supply Requirements. |
|               |         |                                  | Updated Serial Input Data Specifications table.                                                                                                                                                                                                                                                                                           |
|               |         |                                  | Updated Transmit table, Serial Rapid I/O Type 2 Electrical and Timing Characteristics section.                                                                                                                                                                                                                                            |
|               |         | Pinout Information               | Updated Signal Description tables.                                                                                                                                                                                                                                                                                                        |
|               |         |                                  | Updated Pin Information Summary tables and added footnote 1.                                                                                                                                                                                                                                                                              |
| February 2009 | 01.0    | —                                | Initial release.                                                                                                                                                                                                                                                                                                                          |