



Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 11500 |
| Number of Logic Elements/Cells | 92000 |
| Total RAM Bits | 4526080 |
| Number of I/O | 295 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 484-BBGA |
| Supplier Device Package | 484-FPBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe3-95ea-8lfn484i |

Introduction

The LatticeECP3™ (Economy Plus Third generation) family of FPGA devices is optimized to deliver high performance features such as an enhanced DSP architecture, high speed SERDES and high speed source synchronous interfaces in an economical FPGA fabric. This combination is achieved through advances in device architecture and the use of 65 nm technology making the devices suitable for high-volume, high-speed, low-cost applications.

The LatticeECP3 device family expands look-up-table (LUT) capacity to 149K logic elements and supports up to 586 user I/Os. The LatticeECP3 device family also offers up to 320 18 x 18 multipliers and a wide range of parallel I/O standards.

The LatticeECP3 FPGA fabric is optimized with high performance and low cost in mind. The LatticeECP3 devices utilize reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic, distributed and embedded memory, Phase Locked Loops (PLLs), Delay Locked Loops (DLLs), pre-engineered source synchronous I/O support, enhanced sysDSP slices and advanced configuration support, including encryption and dual-boot capabilities.

The pre-engineered source synchronous logic implemented in the LatticeECP3 device family supports a broad range of interface standards, including DDR3, XGMII and 7:1 LVDS.

The LatticeECP3 device family also features high speed SERDES with dedicated PCS functions. High jitter tolerance and low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of popular data protocols including PCI Express, SMPTE, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit Pre-emphasis and Receive Equalization settings make the SERDES suitable for transmission and reception over various forms of media.

The LatticeECP3 devices also provide flexible, reliable and secure configuration options, such as dual-boot capability, bit-stream encryption, and TransFR field upgrade features.

The Lattice Diamond™ and ispLEVER® design software allows large complex designs to be efficiently implemented using the LatticeECP3 FPGA family. Synthesis library support for LatticeECP3 is available for popular logic synthesis tools. Diamond and ispLEVER tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeECP3 device. The tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules for the LatticeECP3 family. By using these configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

Figure 2-20. Sources of Edge Clock (Left and Right Edges)







Figure 2-21. Sources of Edge Clock (Top Edge)



The edge clocks have low injection delay and low skew. They are used to clock the I/O registers and thus are ideal for creating I/O interfaces with a single clock signal and a wide data bus. They are also used for DDR Memory or Generic DDR interfaces.

as, overflow, underflow and convergent rounding, etc.

- Flexible cascading across slices to get larger functions

- RTL Synthesis friendly synchronous reset on all registers, while still supporting asynchronous reset for legacy users
- Dynamic MUX selection to allow Time Division Multiplexing (TDM) of resources for applications that require processor-like flexibility that enables different functions for each clock cycle

For most cases, as shown in Figure 2-24, the LatticeECP3 DSP slice is backwards-compatible with the LatticeECP2™ sysDSP block, such that, legacy applications can be targeted to the LatticeECP3 sysDSP slice. The functionality of one LatticeECP2 sysDSP Block can be mapped into two adjacent LatticeECP3 sysDSP slices, as shown in Figure 2-25.

Figure 2-24. Simplified sysDSP Slice Block Diagram





Figure 2-33. Input Register Block for Left, Right and Top Edges



* Only on the left and right sides.

** Selected PIO.

Note: Simplified diagram does not show CE/SET/REST details.

Output Register Block

The output register block registers signals from the core of the device before they are passed to the sysI/O buffers. The blocks on the left and right PIOs contain registers for SDR and full DDR operation. The topside PIO block is the same as the left and right sides except it does not support ODDRX2 gearing of output logic. ODDRX2 gearing is used in DDR3 memory interfaces. The PIO blocks on the bottom contain the SDR registers but do not support generic DDR.

Figure 2-34 shows the Output Register Block for PIOs on the left and right edges.

In SDR mode, OPOSA feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a Dtype or latch. In DDR mode, two of the inputs are fed into registers on the positive edge of the clock. At the next clock cycle, one of the registered outputs is also latched.


A multiplexer running off the same clock is used to switch the mux between the 11 and 01 inputs that will then feed the output.

A gearbox function can be implemented in the output register block that takes four data streams: OPOSA, ONEGA, OPOSB and ONEGB. All four data inputs are registered on the positive edge of the system clock and two of them are also latched. The data is then output at a high rate using a multiplexer that runs off the DQCLK0 and DQCLK1 clocks. DQCLK0 and DQCLK1 are used in this case to transfer data from the system clock to the edge clock domain. These signals are generated in the DQS Write Control Logic block. See Figure 2-37 for an overview of the DQS write control logic.

Please see TN1180, [LatticeECP3 High-Speed I/O Interface](#) for more information on this topic.

Further discussion on using the DQS strobe in this module is discussed in the DDR Memory section of this data sheet.

Figure 2-38. LatticeECP3 Banks



LatticeECP3 devices contain two types of sysI/O buffer pairs.

1. Top (Bank 0 and Bank 1) and Bottom sysI/O Buffer Pairs (Single-Ended Outputs Only)

The sysI/O buffer pairs in the top banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (both ratioed and referenced). One of the referenced input buffers can also be configured as a differential input. Only the top edge buffers have a programmable PCI clamp.

The two pads in the pair are described as “true” and “comp”, where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

The top and bottom sides are ideal for general purpose I/O, PCI, and inputs for LVDS (LVDS outputs are only allowed on the left and right sides). The top side can be used for the DDR3 ADDR/CMD signals.

The I/O pins located on the top and bottom sides of the device (labeled PTxxA/B or PBxxA/B) are fully hot socketable. Note that the pads in Banks 3, 6 and 8 are wrapped around the corner of the device. In these banks, only the pads located on the top or bottom of the device are hot socketable. The top and bottom side pads can be identified by the Lattice Diamond tool.

LVDS25E

The top and bottom sides of LatticeECP3 devices support LVDS outputs via emulated complementary LVCMS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 3-1 is one possible solution for point-to-point signals.

Figure 3-1. LVDS25E Output Termination Example




Table 3-1. LVDS25E DC Conditions

| Parameter | Description | Typical | Units |
|------------|----------------------------------|---------|----------|
| V_{CCIO} | Output Driver Supply (+/-5%) | 2.50 | V |
| Z_{OUT} | Driver Impedance | 20 | Ω |
| R_S | Driver Series Resistor (+/-1%) | 158 | Ω |
| R_P | Driver Parallel Resistor (+/-1%) | 140 | Ω |
| R_T | Receiver Termination (+/-1%) | 100 | Ω |
| V_{OH} | Output High Voltage | 1.43 | V |
| V_{OL} | Output Low Voltage | 1.07 | V |
| V_{OD} | Output Differential Voltage | 0.35 | V |
| V_{CM} | Output Common Mode Voltage | 1.25 | V |
| Z_{BACK} | Back Impedance | 100.5 | Ω |
| I_{DC} | DC Output Current | 6.03 | mA |

LVCMS33D

All I/O banks support emulated differential I/O using the LVCMS33D I/O type. This option, along with the external resistor network, provides the system designer the flexibility to place differential outputs on an I/O bank with 3.3 V V_{CCIO} . The default drive current for LVCMS33D output is 12 mA with the option to change the device strength to 4 mA, 8 mA, 16 mA or 20 mA. Follow the LVCMS33 specifications for the DC characteristics of the LVCMS33D.

LatticeECP3 External Switching Characteristics (Continued)^{1, 2, 3, 13}

Over Recommended Commercial Operating Conditions

| Parameter | Description | Device | -8 | | -7 | | -6 | | Units |
|---------------------|--|----------------|------|------|------|------|------|------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{H_DEL} | Clock to Data Hold - PIO Input Register with Input Data Delay | ECP3-150EA | 0.0 | — | 0.0 | — | 0.0 | — | ns |
| f _{MAX_IO} | Clock Frequency of I/O and PFU Register | ECP3-150EA | — | 500 | — | 420 | — | 375 | MHz |
| t _{CO} | Clock to Output - PIO Output Register | ECP3-70EA/95EA | — | 3.8 | — | 4.2 | — | 4.6 | ns |
| t _{SU} | Clock to Data Setup - PIO Input Register | ECP3-70EA/95EA | 0.0 | — | 0.0 | — | 0.0 | — | ns |
| t _H | Clock to Data Hold - PIO Input Register | ECP3-70EA/95EA | 1.4 | — | 1.6 | — | 1.8 | — | ns |
| t _{SU_DEL} | Clock to Data Setup - PIO Input Register with Data Input Delay | ECP3-70EA/95EA | 1.3 | — | 1.5 | — | 1.7 | — | ns |
| t _{H_DEL} | Clock to Data Hold - PIO Input Register with Input Data Delay | ECP3-70EA/95EA | 0.0 | — | 0.0 | — | 0.0 | — | ns |
| f _{MAX_IO} | Clock Frequency of I/O and PFU Register | ECP3-70EA/95EA | — | 500 | — | 420 | — | 375 | MHz |
| t _{CO} | Clock to Output - PIO Output Register | ECP3-35EA | — | 3.7 | — | 4.1 | — | 4.5 | ns |
| t _{SU} | Clock to Data Setup - PIO Input Register | ECP3-35EA | 0.0 | — | 0.0 | — | 0.0 | — | ns |
| t _H | Clock to Data Hold - PIO Input Register | ECP3-35EA | 1.2 | — | 1.4 | — | 1.6 | — | ns |
| t _{SU_DEL} | Clock to Data Setup - PIO Input Register with Data Input Delay | ECP3-35EA | 1.3 | — | 1.4 | — | 1.5 | — | ns |
| t _{H_DEL} | Clock to Data Hold - PIO Input Register with Input Data Delay | ECP3-35EA | 0.0 | — | 0.0 | — | 0.0 | — | ns |
| f _{MAX_IO} | Clock Frequency of I/O and PFU Register | ECP3-35EA | — | 500 | — | 420 | — | 375 | MHz |
| t _{CO} | Clock to Output - PIO Output Register | ECP3-17EA | — | 3.5 | — | 3.9 | — | 4.3 | ns |
| t _{SU} | Clock to Data Setup - PIO Input Register | ECP3-17EA | 0.0 | — | 0.0 | — | 0.0 | — | ns |
| t _H | Clock to Data Hold - PIO Input Register | ECP3-17EA | 1.3 | — | 1.5 | — | 1.6 | — | ns |
| t _{SU_DEL} | Clock to Data Setup - PIO Input Register with Data Input Delay | ECP3-17EA | 1.3 | — | 1.4 | — | 1.5 | — | ns |
| t _{H_DEL} | Clock to Data Hold - PIO Input Register with Input Data Delay | ECP3-17EA | 0.0 | — | 0.0 | — | 0.0 | — | ns |
| f _{MAX_IO} | Clock Frequency of I/O and PFU Register | ECP3-17EA | — | 500 | — | 420 | — | 375 | MHz |

General I/O Pin Parameters Using Dedicated Clock Input Primary Clock with PLL with Clock Injection Removal Setting²

| | | | | | | | | | |
|------------------------|--|----------------|-----|-----|-----|-----|-----|-----|----|
| t _{COPLL} | Clock to Output - PIO Output Register | ECP3-150EA | — | 3.3 | — | 3.6 | — | 39 | ns |
| t _{SUPLL} | Clock to Data Setup - PIO Input Register | ECP3-150EA | 0.7 | — | 0.8 | — | 0.9 | — | ns |
| t _{HPLL} | Clock to Data Hold - PIO Input Register | ECP3-150EA | 0.8 | — | 0.9 | — | 1.0 | — | ns |
| t _{SU_DELPLL} | Clock to Data Setup - PIO Input Register with Data Input Delay | ECP3-150EA | 1.6 | — | 1.8 | — | 2.0 | — | ns |
| t _{H_DELPLL} | Clock to Data Hold - PIO Input Register with Input Data Delay | ECP3-150EA | — | 0.0 | — | 0.0 | — | 0.0 | ns |
| t _{COPLL} | Clock to Output - PIO Output Register | ECP3-70EA/95EA | — | 3.3 | — | 3.5 | — | 3.8 | ns |
| t _{SUPLL} | Clock to Data Setup - PIO Input Register | ECP3-70EA/95EA | 0.7 | — | 0.8 | — | 0.9 | — | ns |

LatticeECP3 External Switching Characteristics (Continued)^{1, 2, 3, 13}

Over Recommended Commercial Operating Conditions

| Parameter | Description | Device | -8 | | -7 | | -6 | | Units | | | |
|---|--|--------------------|-------|-------|-------|-------|-------|-------|-------|--|--|--|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | | | | |
| Generic DDRX2 Inputs with Clock and Data (>10bits wide) are Aligned at Pin (GDDRX2_RX.ECLK.Aligned) (No CLKDIV) | | | | | | | | | | | | |
| Left and Right Sides Using DLLCLKPIN for Clock Input | | | | | | | | | | | | |
| t _{DVACLKDDR} | Data Setup Before CLK | ECP3-150EA | — | 0.225 | — | 0.225 | — | 0.225 | UI | | | |
| t _{DVECLKDDR} | Data Hold After CLK | ECP3-150EA | 0.775 | — | 0.775 | — | 0.775 | — | UI | | | |
| f _{MAX_GDDR} | DDRX2 Clock Frequency | ECP3-150EA | — | 460 | — | 385 | — | 345 | MHz | | | |
| t _{DVACLKDDR} | Data Setup Before CLK | ECP3-70EA/95EA | — | 0.225 | — | 0.225 | — | 0.225 | UI | | | |
| t _{DVECLKDDR} | Data Hold After CLK | ECP3-70EA/95EA | 0.775 | — | 0.775 | — | 0.775 | — | UI | | | |
| f _{MAX_GDDR} | DDRX2 Clock Frequency | ECP3-70EA/95EA | — | 460 | — | 385 | — | 311 | MHz | | | |
| t _{DVACLKDDR} | Data Setup Before CLK | ECP3-35EA | — | 0.210 | — | 0.210 | — | 0.210 | UI | | | |
| t _{DVECLKDDR} | Data Hold After CLK | ECP3-35EA | 0.790 | — | 0.790 | — | 0.790 | — | UI | | | |
| f _{MAX_GDDR} | DDRX2 Clock Frequency | ECP3-35EA | — | 460 | — | 385 | — | 311 | MHz | | | |
| t _{DVACLKDDR} | Data Setup Before CLK (Left and Right Sides) | ECP3-17EA | — | 0.210 | — | 0.210 | — | 0.210 | UI | | | |
| t _{DVECLKDDR} | Data Hold After CLK | ECP3-17EA | 0.790 | — | 0.790 | — | 0.790 | — | UI | | | |
| f _{MAX_GDDR} | DDRX2 Clock Frequency | ECP3-17EA | — | 460 | — | 385 | — | 311 | MHz | | | |
| Top Side Using PCLK Pin for Clock Input | | | | | | | | | | | | |
| t _{DVACLKDDR} | Data Setup Before CLK | ECP3-150EA | — | 0.225 | — | 0.225 | — | 0.225 | UI | | | |
| t _{DVECLKDDR} | Data Hold After CLK | ECP3-150EA | 0.775 | — | 0.775 | — | 0.775 | — | UI | | | |
| f _{MAX_GDDR} | DDRX2 Clock Frequency | ECP3-150EA | — | 235 | — | 170 | — | 130 | MHz | | | |
| t _{DVACLKDDR} | Data Setup Before CLK | ECP3-70EA/95EA | — | 0.225 | — | 0.225 | — | 0.225 | UI | | | |
| t _{DVECLKDDR} | Data Hold After CLK | ECP3-70EA/95EA | 0.775 | — | 0.775 | — | 0.775 | — | UI | | | |
| f _{MAX_GDDR} | DDRX2 Clock Frequency | ECP3-70EA/95EA | — | 235 | — | 170 | — | 130 | MHz | | | |
| t _{DVACLKDDR} | Data Setup Before CLK | ECP3-35EA | — | 0.210 | — | 0.210 | — | 0.210 | UI | | | |
| t _{DVECLKDDR} | Data Hold After CLK | ECP3-35EA | 0.790 | — | 0.790 | — | 0.790 | — | UI | | | |
| f _{MAX_GDDR} | DDRX2 Clock Frequency | ECP3-35EA | — | 235 | — | 170 | — | 130 | MHz | | | |
| t _{DVACLKDDR} | Data Setup Before CLK | ECP3-17EA | — | 0.210 | — | 0.210 | — | 0.210 | UI | | | |
| t _{DVECLKDDR} | Data Hold After CLK | ECP3-17EA | 0.790 | — | 0.790 | — | 0.790 | — | UI | | | |
| f _{MAX_GDDR} | DDRX2 Clock Frequency | ECP3-17EA | — | 235 | — | 170 | — | 130 | MHz | | | |
| Generic DDRX2 Inputs with Clock and Data (<10 Bits Wide) Centered at Pin (GDDRX2_RX.DQS.Centered) Using DQS Pin for Clock Input | | | | | | | | | | | | |
| Left and Right Sides | | | | | | | | | | | | |
| t _{SUGDDR} | Data Setup Before CLK | All ECP3EA Devices | 330 | — | 330 | — | 352 | — | ps | | | |
| t _{HOGDDR} | Data Hold After CLK | All ECP3EA Devices | 330 | — | 330 | — | 352 | — | ps | | | |
| f _{MAX_GDDR} | DDRX2 Clock Frequency | All ECP3EA Devices | — | 400 | — | 400 | — | 375 | MHz | | | |
| Generic DDRX2 Inputs with Clock and Data (<10 Bits Wide) Aligned at Pin (GDDRX2_RX.DQS.Aligned) Using DQS Pin for Clock Input | | | | | | | | | | | | |
| Left and Right Sides | | | | | | | | | | | | |
| t _{DVACLKDDR} | Data Setup Before CLK | All ECP3EA Devices | — | 0.225 | — | 0.225 | — | 0.225 | UI | | | |
| t _{DVECLKDDR} | Data Hold After CLK | All ECP3EA Devices | 0.775 | — | 0.775 | — | 0.775 | — | UI | | | |
| f _{MAX_GDDR} | DDRX2 Clock Frequency | All ECP3EA Devices | — | 400 | — | 400 | — | 375 | MHz | | | |
| Generic DDRX1 Output with Clock and Data (>10 Bits Wide) Centered at Pin (GDDRX1_TX.SCLK.Centered)¹⁰ | | | | | | | | | | | | |
| t _{DVBGDDR} | Data Valid Before CLK | ECP3-150EA | 670 | — | 670 | — | 670 | — | ps | | | |
| t _{DVAGDDR} | Data Valid After CLK | ECP3-150EA | 670 | — | 670 | — | 670 | — | ps | | | |
| f _{MAX_GDDR} | DDRX1 Clock Frequency | ECP3-150EA | — | 250 | — | 250 | — | 250 | MHz | | | |
| t _{DVBGDDR} | Data Valid Before CLK | ECP3-70EA/95EA | 666 | — | 665 | — | 664 | — | ps | | | |
| t _{DVAGDDR} | Data Valid After CLK | ECP3-70EA/95EA | 666 | — | 665 | — | 664 | — | ps | | | |

LatticeECP3 External Switching Characteristics (Continued)^{1, 2, 3, 13}

Over Recommended Commercial Operating Conditions

| Parameter | Description | Device | -8 | | -7 | | -6 | | Units |
|--|---------------------------|--------------------|------|------|------|------|------|------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| f_{MAX_GDDR} | DDRX1 Clock Frequency | ECP3-70EA/95EA | — | 250 | — | 250 | — | 250 | MHz |
| $t_{DVBGDDR}$ | Data Valid Before CLK | ECP3-35EA | 683 | — | 688 | — | 690 | — | ps |
| $t_{DVAGDDR}$ | Data Valid After CLK | ECP3-35EA | 683 | — | 688 | — | 690 | — | ps |
| f_{MAX_GDDR} | DDRX1 Clock Frequency | ECP3-35EA | — | 250 | — | 250 | — | 250 | MHz |
| $t_{DVBGDDR}$ | Data Valid Before CLK | ECP3-17EA | 683 | — | 688 | — | 690 | — | ps |
| $t_{DVAGDDR}$ | Data Valid After CLK | ECP3-17EA | 683 | — | 688 | — | 690 | — | ps |
| f_{MAX_GDDR} | DDRX1 Clock Frequency | ECP3-17EA | — | 250 | — | 250 | — | 250 | MHz |
| Generic DDRX1 Output with Clock and Data Aligned at Pin (GDDRX1_TX.SCLK.Aligned)¹⁰ | | | | | | | | | |
| $t_{DIBGDDR}$ | Data Invalid Before Clock | ECP3-150EA | — | 335 | — | 338 | — | 341 | ps |
| $t_{DIAGDDR}$ | Data Invalid After Clock | ECP3-150EA | — | 335 | — | 338 | — | 341 | ps |
| f_{MAX_GDDR} | DDRX1 Clock Frequency | ECP3-150EA | — | 250 | — | 250 | — | 250 | MHz |
| $t_{DIBGDDR}$ | Data Invalid Before Clock | ECP3-70EA/95EA | — | 339 | — | 343 | — | 347 | ps |
| $t_{DIAGDDR}$ | Data Invalid After Clock | ECP3-70EA/95EA | — | 339 | — | 343 | — | 347 | ps |
| f_{MAX_GDDR} | DDRX1 Clock Frequency | ECP3-70EA/95EA | — | 250 | — | 250 | — | 250 | MHz |
| $t_{DIBGDDR}$ | Data Invalid Before Clock | ECP3-35EA | — | 322 | — | 320 | — | 321 | ps |
| $t_{DIAGDDR}$ | Data Invalid After Clock | ECP3-35EA | — | 322 | — | 320 | — | 321 | ps |
| f_{MAX_GDDR} | DDRX1 Clock Frequency | ECP3-35EA | — | 250 | — | 250 | — | 250 | MHz |
| Generic DDRX1 Output with Clock and Data (<10 Bits Wide) Centered at Pin (GDDRX1_TX.DQS.Centered)¹⁰ | | | | | | | | | |
| Left and Right Sides | | | | | | | | | |
| $t_{DVBGDDR}$ | Data Valid Before CLK | ECP3-150EA | 670 | — | 670 | — | 670 | — | ps |
| $t_{DVAGDDR}$ | Data Valid After CLK | ECP3-150EA | 670 | — | 670 | — | 670 | — | ps |
| f_{MAX_GDDR} | DDRX1 Clock Frequency | ECP3-150EA | — | 250 | — | 250 | — | 250 | MHz |
| $t_{DVBGDDR}$ | Data Valid Before CLK | ECP3-70EA/95EA | 657 | — | 652 | — | 650 | — | ps |
| $t_{DVAGDDR}$ | Data Valid After CLK | ECP3-70EA/95EA | 657 | — | 652 | — | 650 | — | ps |
| f_{MAX_GDDR} | DDRX1 Clock Frequency | ECP3-70EA/95EA | — | 250 | — | 250 | — | 250 | MHz |
| $t_{DVBGDDR}$ | Data Valid Before CLK | ECP3-35EA | 670 | — | 675 | — | 676 | — | ps |
| $t_{DVAGDDR}$ | Data Valid After CLK | ECP3-35EA | 670 | — | 675 | — | 676 | — | ps |
| f_{MAX_GDDR} | DDRX1 Clock Frequency | ECP3-35EA | — | 250 | — | 250 | — | 250 | MHz |
| $t_{DVBGDDR}$ | Data Valid Before CLK | ECP3-17EA | 670 | — | 670 | — | 670 | — | ps |
| $t_{DVAGDDR}$ | Data Valid After CLK | ECP3-17EA | 670 | — | 670 | — | 670 | — | ps |
| f_{MAX_GDDR} | DDRX1 Clock Frequency | ECP3-17EA | — | 250 | — | 250 | — | 250 | MHz |
| Generic DDRX2 Output with Clock and Data (>10 Bits Wide) Aligned at Pin (GDDRX2_TX.Aligned) | | | | | | | | | |
| Left and Right Sides | | | | | | | | | |
| $t_{DIBGDDR}$ | Data Invalid Before Clock | All ECP3EA Devices | — | 200 | — | 210 | — | 220 | ps |
| $t_{DIAGDDR}$ | Data Invalid After Clock | All ECP3EA Devices | — | 200 | — | 210 | — | 220 | ps |
| f_{MAX_GDDR} | DDRX2 Clock Frequency | All ECP3EA Devices | — | 500 | — | 420 | — | 375 | MHz |
| Generic DDRX2 Output with Clock and Data (>10 Bits Wide) Centered at Pin Using DQSDLL (GDDRX2_TX.DQSDLL.Centered)¹¹ | | | | | | | | | |
| Left and Right Sides | | | | | | | | | |
| $t_{DVBGDDR}$ | Data Valid Before CLK | All ECP3EA Devices | 400 | — | 400 | — | 431 | — | ps |
| $t_{DVAGDDR}$ | Data Valid After CLK | All ECP3EA Devices | 400 | — | 400 | — | 432 | — | ps |
| f_{MAX_GDDR} | DDRX2 Clock Frequency | All ECP3EA Devices | — | 400 | — | 400 | — | 375 | MHz |

LatticeECP3 External Switching Characteristics (Continued)^{1, 2, 3, 13}

Over Recommended Commercial Operating Conditions

| Parameter | Description | Device | -8 | | -7 | | -6 | | Units | | | |
|--|---|--------------------|------|-------|------|-------|------|-------|-------|--|--|--|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | | | | |
| Generic DDRX2 Output with Clock and Data (>10 Bits Wide) Centered at Pin Using PLL (GDDRX2_TX.PLL.Centered)¹⁰ | | | | | | | | | | | | |
| Left and Right Sides | | | | | | | | | | | | |
| $t_{DVBGDDR}$ | Data Valid Before CLK | All ECP3EA Devices | 285 | — | 370 | — | 431 | — | ps | | | |
| $t_{DVAGDDR}$ | Data Valid After CLK | All ECP3EA Devices | 285 | — | 370 | — | 432 | — | ps | | | |
| f_{MAX_GDDR} | DDRX2 Clock Frequency | All ECP3EA Devices | — | 500 | — | 420 | — | 375 | MHz | | | |
| Memory Interface | | | | | | | | | | | | |
| DDR/DDR2 I/O Pin Parameters (Input Data are Strobe Edge Aligned, Output Strobe Edge is Data Centered)⁴ | | | | | | | | | | | | |
| t_{DVADQ} | Data Valid After DQS (DDR Read) | All ECP3 Devices | — | 0.225 | — | 0.225 | — | 0.225 | UI | | | |
| t_{DVEDQ} | Data Hold After DQS (DDR Read) | All ECP3 Devices | 0.64 | — | 0.64 | — | 0.64 | — | UI | | | |
| t_{DQVBS} | Data Valid Before DQS | All ECP3 Devices | 0.25 | — | 0.25 | — | 0.25 | — | UI | | | |
| t_{DQVAS} | Data Valid After DQS | All ECP3 Devices | 0.25 | — | 0.25 | — | 0.25 | — | UI | | | |
| f_{MAX_DDR} | DDR Clock Frequency | All ECP3 Devices | 95 | 200 | 95 | 200 | 95 | 166 | MHz | | | |
| f_{MAX_DDR2} | DDR2 clock frequency | All ECP3 Devices | 125 | 266 | 125 | 200 | 125 | 166 | MHz | | | |
| DDR3 (Using PLL for SCLK) I/O Pin Parameters | | | | | | | | | | | | |
| t_{DVADQ} | Data Valid After DQS (DDR Read) | All ECP3 Devices | — | 0.225 | — | 0.225 | — | 0.225 | UI | | | |
| t_{DVEDQ} | Data Hold After DQS (DDR Read) | All ECP3 Devices | 0.64 | — | 0.64 | — | 0.64 | — | UI | | | |
| t_{DQVBS} | Data Valid Before DQS | All ECP3 Devices | 0.25 | — | 0.25 | — | 0.25 | — | UI | | | |
| t_{DQVAS} | Data Valid After DQS | All ECP3 Devices | 0.25 | — | 0.25 | — | 0.25 | — | UI | | | |
| f_{MAX_DDR3} | DDR3 clock frequency | All ECP3 Devices | 300 | 400 | 266 | 333 | 266 | 300 | MHz | | | |
| DDR3 Clock Timing | | | | | | | | | | | | |
| $t_{CH}(\text{avg})^9$ | Average High Pulse Width | All ECP3 Devices | 0.47 | 0.53 | 0.47 | 0.53 | 0.47 | 0.53 | UI | | | |
| $t_{CL}(\text{avg})^9$ | Average Low Pulse Width | All ECP3 Devices | 0.47 | 0.53 | 0.47 | 0.53 | 0.47 | 0.53 | UI | | | |
| $t_{JIT}(\text{per, lck})^9$ | Output Clock Period Jitter During DLL Locking Period | All ECP3 Devices | -90 | 90 | -90 | 90 | -90 | 90 | ps | | | |
| $t_{JIT}(\text{cc, lck})^9$ | Output Cycle-to-Cycle Period Jitter During DLL Locking Period | All ECP3 Devices | — | 180 | — | 180 | — | 180 | ps | | | |

1. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Diamond or ispLEVER software.
2. General I/O timing numbers based on LVC MOS 2.5, 12mA, Fast Slew Rate, 0pf load.
3. Generic DDR timing numbers based on LVDS I/O.
4. DDR timing numbers based on SSTL25. DDR2 timing numbers based on SSTL18.
5. DDR3 timing numbers based on SSTL15.
6. Uses LVDS I/O standard.
7. The current version of software does not support per bank skew numbers; this will be supported in a future release.
8. Maximum clock frequencies are tested under best case conditions. System performance may vary upon the user environment.
9. Using settings generated by IPExpress.
10. These numbers are generated using best case PLL located in the center of the device.
11. Uses SSTL25 Class II Differential I/O Standard.
12. All numbers are generated with ispLEVER 8.1 software.
13. For details on -9 speed grade devices, please contact your Lattice Sales Representative.

LatticeECP3 Maximum I/O Buffer Speed ^{1, 2, 3, 4, 5, 6}

Over Recommended Operating Conditions

| Buffer | Description | Max. | Units |
|---------------------------------------|---|------|-------|
| Maximum Input Frequency | | | |
| LVDS25 | LVDS, $V_{CCIO} = 2.5$ V | 400 | MHz |
| MLVDS25 | MLVDS, Emulated, $V_{CCIO} = 2.5$ V | 400 | MHz |
| BLVDS25 | BLVDS, Emulated, $V_{CCIO} = 2.5$ V | 400 | MHz |
| PPLVDS | Point-to-Point LVDS | 400 | MHz |
| TRLVDS | Transition-Reduced LVDS | 612 | MHz |
| Mini LVDS | Mini LVDS | 400 | MHz |
| LVPECL33 | LVPECL, Emulated, $V_{CCIO} = 3.3$ V | 400 | MHz |
| HSTL18 (all supported classes) | HSTL_18 class I, II, $V_{CCIO} = 1.8$ V | 400 | MHz |
| HSTL15 | HSTL_15 class I, $V_{CCIO} = 1.5$ V | 400 | MHz |
| SSTL33 (all supported classes) | SSTL_3 class I, II, $V_{CCIO} = 3.3$ V | 400 | MHz |
| SSTL25 (all supported classes) | SSTL_2 class I, II, $V_{CCIO} = 2.5$ V | 400 | MHz |
| SSTL18 (all supported classes) | SSTL_18 class I, II, $V_{CCIO} = 1.8$ V | 400 | MHz |
| LVTTL33 | LVTTL, $V_{CCIO} = 3.3$ V | 166 | MHz |
| LVCMOS33 | LVCMOS, $V_{CCIO} = 3.3$ V | 166 | MHz |
| LVCMOS25 | LVCMOS, $V_{CCIO} = 2.5$ V | 166 | MHz |
| LVCMOS18 | LVCMOS, $V_{CCIO} = 1.8$ V | 166 | MHz |
| LVCMOS15 | LVCMOS 1.5, $V_{CCIO} = 1.5$ V | 166 | MHz |
| LVCMOS12 | LVCMOS 1.2, $V_{CCIO} = 1.2$ V | 166 | MHz |
| PCI33 | PCI, $V_{CCIO} = 3.3$ V | 66 | MHz |
| Maximum Output Frequency | | | |
| LVDS25E | LVDS, Emulated, $V_{CCIO} = 2.5$ V | 300 | MHz |
| LVDS25 | LVDS, $V_{CCIO} = 2.5$ V | 612 | MHz |
| MLVDS25 | MLVDS, Emulated, $V_{CCIO} = 2.5$ V | 300 | MHz |
| RSDS25 | RSDS, Emulated, $V_{CCIO} = 2.5$ V | 612 | MHz |
| BLVDS25 | BLVDS, Emulated, $V_{CCIO} = 2.5$ V | 300 | MHz |
| PPLVDS | Point-to-point LVDS | 612 | MHz |
| LVPECL33 | LVPECL, Emulated, $V_{CCIO} = 3.3$ V | 612 | MHz |
| Mini-LVDS | Mini LVDS | 612 | MHz |
| HSTL18 (all supported classes) | HSTL_18 class I, II, $V_{CCIO} = 1.8$ V | 200 | MHz |
| HSTL15 (all supported classes) | HSTL_15 class I, $V_{CCIO} = 1.5$ V | 200 | MHz |
| SSTL33 (all supported classes) | SSTL_3 class I, II, $V_{CCIO} = 3.3$ V | 233 | MHz |
| SSTL25 (all supported classes) | SSTL_2 class I, II, $V_{CCIO} = 2.5$ V | 233 | MHz |
| SSTL18 (all supported classes) | SSTL_18 class I, II, $V_{CCIO} = 1.8$ V | 266 | MHz |
| LVTTL33 | LVTTL, $V_{CCIO} = 3.3$ V | 166 | MHz |
| LVCMOS33 (For all drives) | LVCMOS, 3.3 V | 166 | MHz |
| LVCMOS25 (For all drives) | LVCMOS, 2.5 V | 166 | MHz |
| LVCMOS18 (For all drives) | LVCMOS, 1.8 V | 166 | MHz |
| LVCMOS15 (For all drives) | LVCMOS, 1.5 V | 166 | MHz |
| LVCMOS12 (For all drives except 2 mA) | LVCMOS, $V_{CCIO} = 1.2$ V | 166 | MHz |
| LVCMOS12 (2 mA drive) | LVCMOS, $V_{CCIO} = 1.2$ V | 100 | MHz |

sysCLOCK PLL Timing

Over Recommended Operating Conditions

| Parameter | Descriptions | Conditions | Clock | Min. | Typ. | Max. | Units |
|-------------|---------------------------------------|------------|----------------------------|---------|------|------|-------|
| f_{IN} | Input clock frequency (CLKI, CLKFB) | | Edge clock | 2 | — | 500 | MHz |
| | | | Primary clock ⁴ | 2 | — | 420 | MHz |
| f_{OUT} | Output clock frequency (CLKOP, CLKOS) | | Edge clock | 4 | — | 500 | MHz |
| | | | Primary clock ⁴ | 4 | — | 420 | MHz |
| f_{OUT1} | K-Divider output frequency | CLKOK | | 0.03125 | — | 250 | MHz |
| f_{OUT2} | K2-Divider output frequency | CLKOK2 | | 0.667 | — | 166 | MHz |
| f_{VCO} | PLL VCO frequency | | | 500 | — | 1000 | MHz |
| f_{PFD}^3 | Phase detector input frequency | | Edge clock | 2 | — | 500 | MHz |
| | | | Primary clock ⁴ | 2 | — | 420 | MHz |

AC Characteristics

| | | | | | | | |
|---------------|---|------------------------------------|---------------|-----|-----|-------|-------------|
| t_{PA} | Programmable delay unit | | | 65 | 130 | 260 | ps |
| t_{DT} | Output clock duty cycle (CLKOS, at 50% setting) | | Edge clock | 45 | 50 | 55 | % |
| | | $f_{OUT} \leq 250$ MHz | Primary clock | 45 | 50 | 55 | % |
| | | $f_{OUT} > 250$ MHz | Primary clock | 30 | 50 | 70 | % |
| t_{CPA} | Coarse phase shift error (CLKOS, at all settings) | | | -5 | 0 | +5 | % of period |
| t_{OPW} | Output clock pulse width high or low (CLKOS) | | | 1.8 | — | — | ns |
| t_{OPJIT}^1 | Output clock period jitter | $f_{OUT} \geq 420$ MHz | | — | — | 200 | ps |
| | | 420 MHz > $f_{OUT} \geq 100$ MHz | | — | — | 250 | ps |
| | | $f_{OUT} < 100$ MHz | | — | — | 0.025 | UIPP |
| t_{SK} | Input clock to output clock skew when N/M = integer | | | — | — | 500 | ps |
| t_{LOCK}^2 | Lock time | 2 to 25 MHz | | — | — | 200 | us |
| | | 25 to 500 MHz | | — | — | 50 | us |
| t_{UNLOCK} | Reset to PLL unlock time to ensure fast reset | | | — | — | 50 | ns |
| t_{HI} | Input clock high time | 90% to 90% | | 0.5 | — | — | ns |
| t_{LO} | Input clock low time | 10% to 10% | | 0.5 | — | — | ns |
| t_{IPJIT} | Input clock period jitter | | | — | — | 400 | ps |
| t_{RST} | Reset signal pulse width high, RSTK | | | 10 | — | — | ns |
| | | Reset signal pulse width high, RST | | 500 | — | — | ns |

1. Jitter sample is taken over 10,000 samples of the primary PLL output with clean reference clock with no additional I/O toggling.

2. Output clock is valid after t_{LOCK} for PLL reset and dynamic delay adjustment.

3. Period jitter and cycle-to-cycle jitter numbers are guaranteed for $f_{PFD} > 4$ MHz. For $f_{PFD} < 4$ MHz, the jitter numbers may not be met in certain conditions. Please contact the factory for $f_{PFD} < 4$ MHz.

4. When using internal feedback, maximum can be up to 500 MHz.

Gigabit Ethernet/Serial Rapid I/O Type 1/SGMII/CPRI LV E.12 Electrical and Timing Characteristics

AC and DC Characteristics

Table 3-17. Transmit

| Symbol | Description | Test Conditions | Min. | Typ. | Max. | Units |
|--|----------------------------------|-----------------|------|------|------|-------|
| T _{RF} | Differential rise/fall time | 20%-80% | — | 80 | — | ps |
| Z _{TX_DIFF_DC} | Differential impedance | | 80 | 100 | 120 | Ohms |
| J _{TX_DDJ} ^{3, 4, 5} | Output data deterministic jitter | | — | — | 0.10 | UI |
| J _{TX_TJ} ^{2, 3, 4, 5} | Total output data jitter | | — | — | 0.24 | UI |

1. Rise and fall times measured with board trace, connector and approximately 2.5 pf load.
2. Total jitter includes both deterministic jitter and random jitter. The random jitter is the total jitter minus the actual deterministic jitter.
3. Jitter values are measured with each CML output AC coupled into a 50-Ohm impedance (100-Ohm differential impedance).
4. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.
5. Values are measured at 1.25 Gbps.

Table 3-18. Receive and Jitter Tolerance

| Symbol | Description | Test Conditions | Min. | Typ. | Max. | Units |
|---|---|--------------------------|------|------|------|-------|
| RL _{RX_DIFF} | Differential return loss | From 100 MHz to 1.25 GHz | 10 | — | — | dB |
| RL _{RX_CM} | Common mode return loss | From 100 MHz to 1.25 GHz | 6 | — | — | dB |
| Z _{RX_DIFF} | Differential termination resistance | | 80 | 100 | 120 | Ohms |
| J _{RX_DJ} ^{1, 2, 3, 4, 5} | Deterministic jitter tolerance (peak-to-peak) | | — | — | 0.34 | UI |
| J _{RX_RJ} ^{1, 2, 3, 4, 5} | Random jitter tolerance (peak-to-peak) | | — | — | 0.26 | UI |
| J _{RX_SJ} ^{1, 2, 3, 4, 5} | Sinusoidal jitter tolerance (peak-to-peak) | | — | — | 0.11 | UI |
| J _{RX_TJ} ^{1, 2, 3, 4, 5} | Total jitter tolerance (peak-to-peak) | | — | — | 0.71 | UI |
| T _{RX_EYE} | Receiver eye opening | | 0.29 | — | — | UI |


1. Total jitter includes deterministic jitter, random jitter and sinusoidal jitter. The sinusoidal jitter tolerance mask is shown in Figure 3-18.
2. Jitter values are measured with each high-speed input AC coupled into a 50-Ohm impedance.
3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.
4. Jitter tolerance, Differential Input Sensitivity and Receiver Eye Opening parameters are characterized when Full Rx Equalization is enabled.
5. Values are measured at 1.25 Gbps.

LatticeECP3 sysCONFIG Port Timing Specifications

Over Recommended Operating Conditions

| Parameter | Description | Min. | Max. | Units |
|--|---|--------------------|------|--------|
| POR, Configuration Initialization, and Wakeup | | | | |
| t _{ICFG} | Time from the Application of V _{CC} , V _{CCAUX} or V _{CCIO8} * (Whichever is the Last to Cross the POR Trip Point) to the Rising Edge of INITN | Master mode | — | 23 ms |
| | | Slave mode | — | 6 ms |
| t _{VMC} | Time from t _{ICFG} to the Valid Master MCLK | — | 5 | μs |
| t _{PRGM} | PROGRAMN Low Time to Start Configuration | 25 | — | ns |
| t _{PRGMRJ} | PROGRAMN Pin Pulse Rejection | — | 10 | ns |
| t _{DPPINIT} | Delay Time from PROGRAMN Low to INITN Low | — | 37 | ns |
| t _{DPPDONE} | Delay Time from PROGRAMN Low to DONE Low | — | 37 | ns |
| t _{DINIT} ¹ | PROGRAMN High to INITN High Delay | — | 1 | ms |
| t _{MWC} | Additional Wake Master Clock Signals After DONE Pin is High | 100 | 500 | cycles |
| t _{CZ} | MCLK From Active To Low To High-Z | — | 300 | ns |
| t _{IODISS} | User I/O Disable from PROGRAMN Low | — | 100 | ns |
| t _{IOENSS} | User I/O Enabled Time from CCLK Edge During Wake-up Sequence | — | 100 | ns |
| All Configuration Modes | | | | |
| t _{SUCDI} | Data Setup Time to CCLK/MCLK | 5 | — | ns |
| t _{HCDI} | Data Hold Time to CCLK/MCLK | 1 | — | ns |
| t _{CODO} | CCLK/MCLK to DOUT in Flowthrough Mode | -0.2 | 12 | ns |
| Slave Serial | | | | |
| t _{SSCH} | CCLK Minimum High Pulse | 5 | — | ns |
| t _{SSCL} | CCLK Minimum Low Pulse | 5 | — | ns |
| f _{CCLK} | CCLK Frequency | Without encryption | 33 | MHz |
| | | With encryption | 20 | MHz |
| Master and Slave Parallel | | | | |
| t _{SUCS} | CSN[1:0] Setup Time to CCLK/MCLK | 7 | — | ns |
| t _{HCS} | CSN[1:0] Hold Time to CCLK/MCLK | 1 | — | ns |
| t _{SUWD} | WRITEN Setup Time to CCLK/MCLK | 7 | — | ns |
| t _{HWD} | WRITEN Hold Time to CCLK/MCLK | 1 | — | ns |
| t _{DCB} | CCLK/MCLK to BUSY Delay Time | — | 12 | ns |
| t _{CORD} | CCLK to Out for Read Data | — | 12 | ns |
| t _{BSCH} | CCLK Minimum High Pulse | 6 | — | ns |
| t _{BSCL} | CCLK Minimum Low Pulse | 6 | — | ns |
| t _{BSCYC} | Byte Slave Cycle Time | 30 | — | ns |
| f _{CCLK} | CCLK/MCLK Frequency | Without encryption | 33 | MHz |
| | | With encryption | 20 | MHz |
| Master and Slave SPI | | | | |
| t _{CFGX} | INITN High to MCLK Low | — | 80 | ns |
| t _{CSSPI} | INITN High to CSSPIN Low | 0.2 | 2 | μs |
| t _{SOCDO} | MCLK Low to Output Valid | — | 15 | ns |
| t _{CSPID} | CSSPIN[0:1] Low to First MCLK Edge Setup Time | 0.3 | — | μs |
| f _{CCLK} | CCLK Frequency | Without encryption | 33 | MHz |
| | | With encryption | 20 | MHz |
| t _{SSCH} | CCLK Minimum High Pulse | 5 | — | ns |

Figure 3-21. sysCONFIG Parallel Port Write Cycle



1. In Master Parallel Mode the FPGA provides CCLK (MCLK). In Slave Parallel Mode the external device provides CCLK.

Figure 3-22. sysCONFIG Master Serial Port Timing






Figure 3-23. sysCONFIG Slave Serial Port Timing



Switching Test Conditions

Figure 3-33 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-23.

Figure 3-33. Output Test Load, LVTTL and LVC MOS Standards



*CL Includes Test Fixture and Probe Capacitance

Table 3-23. Test Fixture Required Components, Non-Terminated Interfaces

| Test Condition | R ₁ | R ₂ | C _L | Timing Ref. | V _T |
|---|----------------|----------------|----------------|------------------------------------|-------------------|
| LVTTL and other LVC MOS settings (L → H, H → L) | ∞ | ∞ | 0 pF | LVC MOS 3.3 = 1.5V | — |
| | | | | LVC MOS 2.5 = V _{CCIO} /2 | — |
| | | | | LVC MOS 1.8 = V _{CCIO} /2 | — |
| | | | | LVC MOS 1.5 = V _{CCIO} /2 | — |
| | | | | LVC MOS 1.2 = V _{CCIO} /2 | — |
| LVC MOS 2.5 I/O (Z → H) | ∞ | 1 MΩ | 0 pF | V _{CCIO} /2 | — |
| LVC MOS 2.5 I/O (Z → L) | 1 MΩ | ∞ | 0 pF | V _{CCIO} /2 | V _{CCIO} |
| LVC MOS 2.5 I/O (H → Z) | ∞ | 100 | 0 pF | V _{OH} - 0.10 | — |
| LVC MOS 2.5 I/O (L → Z) | 100 | ∞ | 0 pF | V _{OL} + 0.10 | V _{CCIO} |

Note: Output test conditions for all other interfaces are determined by the respective standards.

LatticeECP3 Family Data Sheet

Pinout Information

March 2015

Data Sheet DS1021

Signal Descriptions

| Signal Name | I/O | Description |
|---|-----|--|
| General Purpose | | |
| P[Edge] [Row/Column Number]_[A/B] | I/O | <p>[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).</p> <p>[Row/Column Number] indicates the PFU row or the column of the device on which the PIC exists. When Edge is T (Top) or B (Bottom), only need to specify Column Number. When Edge is L (Left) or R (Right), only need to specify Row Number.</p> <p>[A/B] indicates the PIO within the PIC to which the pad is connected. Some of these user-programmable pins are shared with special function pins. These pins, when not used as special purpose pins, can be programmed as I/Os for user logic. During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.</p> |
| P[Edge][Row Number]E_[A/B/C/D] | I | These general purpose signals are input-only pins and are located near the PLLs. |
| GSRN | I | Global RESET signal (active low). Any I/O pin can be GSRN. |
| NC | — | No connect. |
| RESERVED | — | This pin is reserved and should not be connected to anything on the board. |
| GND | — | Ground. Dedicated pins. |
| V _{CC} | — | Power supply pins for core logic. Dedicated pins. |
| V _{CCAUX} | — | Auxiliary power supply pin. This dedicated pin powers all the differential and referenced input buffers. |
| V _{CCIOx} | — | Dedicated power supply pins for I/O bank x. |
| V _{CCA} | — | SERDES, transmit, receive, PLL and reference clock buffer power supply. All V _{CCA} supply pins must always be powered to the recommended operating voltage range. If no SERDES channels are used, connect V _{CCA} to V _{CC} . |
| V _{CCPLL} _LOC | — | General purpose PLL supply pins where LOC=L (left) or R (right). |
| V _{REF1_x} , V _{REF2_x} | — | Reference supply pins for I/O bank x. Pre-determined pins in each bank are assigned as V _{REF} inputs. When not used, they may be used as I/O pins. |
| VTTx | — | Power supply for on-chip termination of I/Os. |
| XRES ¹ | — | 10 kOhm +/-1% resistor must be connected between this pad and ground. |
| PLL, DLL and Clock Functions | | |
| [LOC][num]_GPLL[T, C]_IN_[index] | I | General Purpose PLL (GPLL) input pads: LUM, LLM, RUM, RLM, num = row from center, T = true and C = complement, index A,B,C...at each side. |
| [LOC][num]_GPLL[T, C]_FB_[index] | I | Optional feedback GPLL input pads: LUM, LLM, RUM, RLM, num = row from center, T = true and C = complement, index A,B,C...at each side. |
| [LOC]0_GDLLT_IN_[index] ² | I/O | General Purpose DLL (GDLL) input pads where LOC=RUM or LUM, T is True Complement, index is A or B. |
| [LOC]0_GDLLT_FB_[index] ² | I/O | Optional feedback GDLL input pads where LOC=RUM or LUM, T is True Complement, index is A or B. |
| PCLK[T, C][n:0]_[3:0] ² | I/O | Primary Clock pads, T = true and C = complement, n per side, indexed by bank and 0, 1, 2, 3 within bank. |

Pin Information Summary

| Pin Information Summary | | ECP3-17EA | | | ECP3-35EA | | | ECP3-70EA | | |
|---|--------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|---------------|
| Pin Type | | 256 ftBGA | 328 csBGA | 484 fpBGA | 256 ftBGA | 484 fpBGA | 672 fpBGA | 484 fpBGA | 672 fpBGA | 1156 fpBGA |
| General Purpose Inputs/Outputs per Bank | Bank 0 | 26 | 20 | 36 | 26 | 42 | 48 | 42 | 60 | 86 |
| | Bank 1 | 14 | 10 | 24 | 14 | 36 | 36 | 36 | 48 | 78 |
| | Bank 2 | 6 | 7 | 12 | 6 | 24 | 24 | 24 | 34 | 36 |
| | Bank 3 | 18 | 12 | 44 | 16 | 54 | 59 | 54 | 59 | 86 |
| | Bank 6 | 20 | 11 | 44 | 18 | 63 | 61 | 63 | 67 | 86 |
| | Bank 7 | 19 | 26 | 32 | 19 | 36 | 42 | 36 | 48 | 54 |
| | Bank 8 | 24 | 24 | 24 | 24 | 24 | 24 | 24 | 24 | 24 |
| General Purpose Inputs per Bank | Bank 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 2 | 2 | 2 | 2 | 2 | 4 | 4 | 4 | 8 | 8 |
| | Bank 3 | 0 | 0 | 0 | 2 | 4 | 4 | 4 | 12 | 12 |
| | Bank 6 | 0 | 0 | 0 | 2 | 4 | 4 | 4 | 12 | 12 |
| | Bank 7 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 8 | 8 |
| | Bank 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| General Purpose Outputs per Bank | Bank 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 6 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Total Single-Ended User I/O | | 133 | 116 | 222 | 133 | 295 | 310 | 295 | 380 | 490 |
| VCC | | 6 | 16 | 16 | 6 | 16 | 32 | 16 | 32 | 32 |
| VCCAUX | | 4 | 5 | 8 | 4 | 8 | 12 | 8 | 12 | 16 |
| VTT | | 4 | 7 | 4 | 4 | 4 | 4 | 4 | 4 | 8 |
| VCCA | | 4 | 6 | 4 | 4 | 4 | 8 | 4 | 8 | 16 |
| VCCPLL | | 2 | 2 | 4 | 2 | 4 | 4 | 4 | 4 | 4 |
| VCCIO | Bank 0 | 2 | 3 | 2 | 2 | 2 | 4 | 2 | 4 | 4 |
| | Bank 1 | 2 | 3 | 2 | 2 | 2 | 4 | 2 | 4 | 4 |
| | Bank 2 | 2 | 2 | 2 | 2 | 2 | 4 | 2 | 4 | 4 |
| | Bank 3 | 2 | 3 | 2 | 2 | 2 | 4 | 2 | 4 | 4 |
| | Bank 6 | 2 | 3 | 2 | 2 | 2 | 4 | 2 | 4 | 4 |
| | Bank 7 | 2 | 3 | 2 | 2 | 2 | 4 | 2 | 4 | 4 |
| | Bank 8 | 1 | 2 | 2 | 1 | 2 | 2 | 2 | 2 | 2 |
| VCCJ | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| TAP | | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 |
| GND, GNDIO | | 51 | 126 | 98 | 51 | 98 | 139 | 98 | 139 | 233 |
| NC | | 0 | 0 | 73 | 0 | 0 | 96 | 0 | 0 | 238 |
| Reserved ¹ | | 0 | 0 | 2 | 0 | 2 | 2 | 2 | 2 | 2 |
| SERDES | | 26 | 18 | 26 | 26 | 26 | 26 | 26 | 52 | 78 |
| Miscellaneous Pins | | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 |
| Total Bonded Pins | | 256 | 328 | 484 | 256 | 484 | 672 | 484 | 672 | 1156 |

Pin Information Summary (Cont.)

| Pin Information Summary | | ECP3-17EA | | | ECP3-35EA | | |
|---|----------------------|-----------|-----------|-----------|-----------|-----------|-----------|
| Pin Type | | 256 ftBGA | 328 csBGA | 484 fpBGA | 256 ftBGA | 484 fpBGA | 672 fpBGA |
| Emulated Differential I/O per Bank | Bank 0 | 13 | 10 | 18 | 13 | 21 | 24 |
| | Bank 1 | 7 | 5 | 12 | 7 | 18 | 18 |
| | Bank 2 | 2 | 2 | 4 | 1 | 8 | 8 |
| | Bank 3 | 4 | 2 | 13 | 5 | 20 | 19 |
| | Bank 6 | 5 | 1 | 13 | 6 | 22 | 20 |
| | Bank 7 | 6 | 9 | 10 | 6 | 11 | 13 |
| | Bank 8 | 12 | 12 | 12 | 12 | 12 | 12 |
| Highspeed Differential I/O per Bank | Bank 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 2 | 2 | 2 | 3 | 3 | 6 | 6 |
| | Bank 3 | 5 | 4 | 9 | 4 | 9 | 12 |
| | Bank 6 | 5 | 4 | 9 | 4 | 11 | 12 |
| | Bank 7 | 5 | 6 | 8 | 5 | 9 | 10 |
| | Bank 8 | 0 | 0 | 0 | 0 | 0 | 0 |
| Total Single Ended/ Total Differential I/O per Bank | Bank 0 | 26/13 | 20/10 | 36/18 | 26/13 | 42/21 | 48/24 |
| | Bank 1 | 14/7 | 10/5 | 24/12 | 14/7 | 36/18 | 36/18 |
| | Bank 2 | 8/4 | 9/4 | 14/7 | 8/4 | 28/14 | 28/14 |
| | Bank 3 | 18/9 | 12/6 | 44/22 | 18/9 | 58/29 | 63/31 |
| | Bank 6 | 20/10 | 11/5 | 44/22 | 20/10 | 67/33 | 65/32 |
| | Bank 7 | 23/11 | 30/15 | 36/18 | 23/11 | 40/20 | 46/23 |
| | Bank 8 | 24/12 | 24/12 | 24/12 | 24/12 | 24/12 | 24/12 |
| DDR Groups Bonded per Bank ² | Bank 0 | 2 | 1 | 3 | 2 | 3 | 4 |
| | Bank 1 | 1 | 0 | 2 | 1 | 3 | 3 |
| | Bank 2 | 0 | 0 | 1 | 0 | 2 | 2 |
| | Bank 3 | 1 | 0 | 3 | 1 | 3 | 4 |
| | Bank 6 | 1 | 0 | 3 | 1 | 4 | 4 |
| | Bank 7 | 1 | 2 | 2 | 1 | 3 | 3 |
| | Configuration Bank 8 | 0 | 0 | 0 | 0 | 0 | 0 |
| SERDES Quads | | 1 | 1 | 1 | 1 | 1 | 1 |

1. These pins must remain floating on the board.

2. Some DQS groups may not support DQS-12. Refer to the device pinout (.csv) file.

Pin Information Summary (Cont.)

| Pin Information Summary | | ECP3-95EA | | | ECP3-150EA | |
|---|--------|--------------|--------------|---------------|--------------|---------------|
| Pin Type | | 484 fpBGA | 672 fpBGA | 1156 fpBGA | 672 fpBGA | 1156 fpBGA |
| General Purpose Inputs/Outputs per bank | Bank 0 | 42 | 60 | 86 | 60 | 94 |
| | Bank 1 | 36 | 48 | 78 | 48 | 86 |
| | Bank 2 | 24 | 34 | 36 | 34 | 58 |
| | Bank 3 | 54 | 59 | 86 | 59 | 104 |
| | Bank 6 | 63 | 67 | 86 | 67 | 104 |
| | Bank 7 | 36 | 48 | 54 | 48 | 76 |
| | Bank 8 | 24 | 24 | 24 | 24 | 24 |
| | | | | | | |
| General Purpose Inputs per Bank | Bank 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 1 | 0 | 0 | 0 | 0 | 0 |
| | Bank 2 | 4 | 8 | 8 | 8 | 8 |
| | Bank 3 | 4 | 12 | 12 | 12 | 12 |
| | Bank 6 | 4 | 12 | 12 | 12 | 12 |
| | Bank 7 | 4 | 8 | 8 | 8 | 8 |
| | Bank 8 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | |
| General Purpose Outputs per Bank | Bank 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 1 | 0 | 0 | 0 | 0 | 0 |
| | Bank 2 | 0 | 0 | 0 | 0 | 0 |
| | Bank 3 | 0 | 0 | 0 | 0 | 0 |
| | Bank 6 | 0 | 0 | 0 | 0 | 0 |
| | Bank 7 | 0 | 0 | 0 | 0 | 0 |
| | Bank 8 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | |
| Total Single-Ended User I/O | | 295 | 380 | 490 | 380 | 586 |
| VCC | | 16 | 32 | 32 | 32 | 32 |
| VCCAUX | | 8 | 12 | 16 | 12 | 16 |
| VTT | | 4 | 4 | 8 | 4 | 8 |
| VCCA | | 4 | 8 | 16 | 8 | 16 |
| VCCPLL | | 4 | 4 | 4 | 4 | 4 |
| VCCIO | Bank 0 | 2 | 4 | 4 | 4 | 4 |
| | Bank 1 | 2 | 4 | 4 | 4 | 4 |
| | Bank 2 | 2 | 4 | 4 | 4 | 4 |
| | Bank 3 | 2 | 4 | 4 | 4 | 4 |
| | Bank 6 | 2 | 4 | 4 | 4 | 4 |
| | Bank 7 | 2 | 4 | 4 | 4 | 4 |
| | Bank 8 | 2 | 2 | 2 | 2 | 2 |
| | | | | | | |
| VCCJ | | 1 | 1 | 1 | 1 | 1 |
| TAP | | 4 | 4 | 4 | 4 | 4 |
| GND, GNDIO | | 98 | 139 | 233 | 139 | 233 |
| NC | | 0 | 0 | 238 | 0 | 116 |
| Reserved ¹ | | 2 | 2 | 2 | 2 | 2 |
| SERDES | | 26 | 52 | 78 | 52 | 104 |
| Miscellaneous Pins | | 8 | 8 | 8 | 8 | 8 |
| Total Bonded Pins | | 484 | 672 | 1156 | 672 | 1156 |