Zilog - Z8F1621AN020EC Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	31
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f1621an020ec

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Z8 Encore! XP [®] 64K Series Flash Microcontrollers Product Specification

43



Table 23. Interrupt Vectors in Order of Priority

Priority	Program Memory Vector Address	Interrupt Source						
Highest	0002H	Reset (not an interrupt)						
	0004H	Watchdog Timer (see Watchdog Timer on page 97)						
	0006H	Illegal Instruction Trap (not an interrupt)						
	0008H	Timer 2						
	000AH	Timer 1						
	000CH	Timer 0						
	000EH	UART 0 receiver						
	0010H	UART 0 transmitter						
	0012H	l ² C						
	0014H	SPI						
	0016H	ADC						
	0018H	Port A7 or Port D7, rising or falling input edge						
	001AH	Port A6 or Port D6, rising or falling input edge						
	001CH	Port A5 or Port D5, rising or falling input edge						
	001EH	Port A4 or Port D4, rising or falling input edge						
	0020H	Port A3 or Port D3, rising or falling input edge						
	0022H	Port A2 or Port D2, rising or falling input edge						
	0024H	Port A1 or Port D1, rising or falling input edge						
	0026H	Port A0 or Port D0, rising or falling input edge						
	0028H	Timer 3						

- Select either the rising edge or falling edge the Timer Input signal for the count. This also sets the initial logic level (Higor Low) for the Timer Output alternate function. However, the Timer Outputrfation does not have to be enabled
- 2. Write to the Timer High and Low Byte restricts to set the startincount value. This only affects the first pass in COUNTER Rode. After the first timer Reload in COUNTER mode, counting always begins at the reset value000fH. Generally, in COUNTER mode the Timer High and Low Bytegisters must be written with the value0001H.
- 3. Write to the Timer Reload High and LoByte registers to set the Reload value.
- 4. If desired, enable the timer interrupt and the timer interrupt priority by writing to the relevant interrupt registers.
- 5. Configure the associated GPIO port foir the Timer Input alternate function.
- 6. If using the Timer Output function, configure the associated GPIO port pin for the Timer Output alternate function.
- 7. Write to the Timer Control register to enable the timer.

In COUNTER mode, the number of Timer Input transitions since the timer start is given by the following equation:

COUNTER Mode Timer Input Transitins = Current Count Value Start Value

PWM Mode

In PWM mode, the timer outpout Pulse-Width Modulator (PWM) output signal through a GPIO Port pin. The timer input is the systelorck. The timer first counts up to the 16bit PWM match value stored in the Timer **I**WWHigh and Low Byte registers. When the timer count value matches the PWM value, **Ti**mer Output toggles. The timer continues counting until it reaches the Reload value **estion** the Timer Reload High and Low Byte registers. Upon reaching the Reload value, timer generates **amt**errupt, the count value in the Timer High and Low Byte registers is reset **D**00 H and counting resumes.

If the TPOLbit in the Timer Control 1 register is set to 1, the Timer Output signal begins as a High (1) and then transitions to awL(0) when the timevalue matches the PWM value. The Timer Output signal returns tbligh (1) after the timer reaches the Reload value and is reset 10001H.

If the TPOLbit in the Timer Control 1 register is set to 0, the Timer Output signal begins as a Low (0) and then transitions to a H(g) when the timer value matches the PWM value. The Timer Output signal returns at 0.00 (0) after the timer reaches the Reload value and is reset 10001H.

Table 42. Timer 0-3 Reload Low Byte Register (TxRL)

BITS	7	6	5	4	3	2	1	0	
FIELD	TRL								
RESET	1								
R/W	R/W								
ADDR	F03H, F0BH, F13H, F1BH								

TRH and TRL—Timer Reload Register High and Low

These two bytes form the 16-Bateload value, {TRH[7:0], TRL7[:0]}. This value sets the maximum count value which in the reload to 001H. In COMPARE mode, these two byte form the 16-bit Compare value.

Timer 0-3 PWM High and Low Byte Registers

The Timer 0-3 PWM High and Low Byte (TxPWMH and TxPWML) registers (see Table 43andTable 44on page 92) are used for Peulos/idth Modulator (PWM) operations. These registers also store the Oraptivalues for the Capture and Capture/COM-PARE modes.

Table 43. Timer 0-3 PWM High Byte Register (TxPWMH)

BITS	7	6	5	4	3	2	1	0	
FIELD	PWMH								
RESET	0								
R/W	R/W								
ADDR	F04H, F0CH, F14H, F1CH								

Table 44. Timer 0-3 PWM Low Byte Register (TxPWML)

BITS	7	6	5	4	3	2	1	0	
FIELD	PWML								
RESET	0								
R/W	R/W								
ADDR	F05H, F0DH, F15H, F1DH								

1.20	868	1.20	0.01		1.20	576	1.20	0.00		
0.60	1736	0.60	0.01		0.60	1152	0.60	0.00		
0.30	3472	0.30	0.01		0.30	2304	0.30	0.00		
10.0 MHz Syst	tem Clock			5	5.5296 MHz System Clock					
					Desired	BRG				
Desired Rate	BRG Divi sor	Actual Rate	Error		Rate	Divisor	Actual Rate	Error		
(kHz)	(Decimal)	(kHz)	(%)		(kHz)	(Decimal)	(kHz)	(%)		
1250.0	N/A	N/A	N/A		1250.0	N/A	N/A	N/A		
625.0	1	625.0	0.00		625.0	N/A	N/A	N/A		
250.0	3	208.33	-16.67		250.0	1	345.6	38.24		
115.2	5	125.0	8.51		115.2	3	115.2	0.00		
57.6	11	56.8	-1.36		57.6	6	57.6	0.00		
38.4	16	39.1	1.73		38.4	9	38.4	0.00		
19.2	33	18.9	0.16		19.2	18	19.2	0.00		
9.60	65	9.62	0.16		9.60	36	9.60	0.00		
4.80	130	4.81	0.16		4.80	72	4.80	0.00		
2.40	260	2.40	-0.03		2.40	144	2.40	0.00		
1.20	521	1.20	-0.03		1.20	288	1.20	0.00		
0.60	1042	0.60	-0.03		0.60	576	0.60	0.00		
0.30	2083	0.30	0.2		0.30	1152	0.30	0.00		
3.579545 MHz	System Clock			1.8432 MHz System Clock						
Desired Rate	BRG Divi sor	Actual Rate	Error		Desired Rate	BRG Divisor	Actual Rate	Error		
(kHz)	(Decimal)	(kHz)	(%)		(kHz)	(Decimal)	(kHz)	(%)		
1250.0	N/A	N/A	N/A		1250.0	N/A	N/A	N/A		
625.0	N/A	N/A	N/A		625.0	N/A	N/A	N/A		
250.0	1	223.72	-10.51		250.0	N/A	N/A	N/A		
115.2	2	111.9	-2.90		115.2	1	115.2	0.00		
57.6	4	55.9	-2.90		57.6	2	57.6	0.00		
38.4	6	37.3	-2.90		38.4	3	38.4	0.00		

Table 61. UART Baud Rates (Continued)

19.2

12

18.6

-2.90

0.00

6

19.2

19.2

Operation

When the Infrared Endec is addred, the transmit data from associated on-chip UART is encoded as digital signals in accordance the IrDA standard and output to the infrared transceiver via the TXD pin. Likewise, talaeceived from the frared transceiver is passed to the Infrared Endec via the RXD piecoded by the Infrared Endec, and then passed to the UART. Communication is frauplex, which means simultaneous data transmission and reception is not allowed.

The baud rate is set by the UART's Baud Rate erator and supports IrDA standard baud rates from 9600 baud to 115.2 Kbaud. Higher baud rates are possible, but do not meet IrDA specifications. The UART must be enable use the Infrare Endec. The Infrared Endec data rate is calculates ing the following equation:

Infrared Data Rate (bits/s) $\frac{\text{System Clock Frequency (Hz)}}{16 \Delta \text{ UART Baud Rate Divisor Value}}$

Transmitting IrDA Data

The data to be transmitted using the infrared sceiver is first set to the UART. The UART's transmit signal (TXD) and baud rate clock are used by the IrDA to generate the modulation signal (IR_TXD) that drives thinfrared transceiver. Each UART/Infrared data bit is 16-clock wide. If the data to the modulation signal remains low for the full 16-clock period. If the data to be transmitted is 0, a 3-clock high pulse is output following a 7-clock low period. After the 3-clock high pulse, a 6-clock low pulse is output to complete the full 16-clock data perior digure 20 signal is interal to the 64K Series products while the IR_TXD signar output through the TXD pin.





Architecture

Figure 27displays the architecture of the Controller.



Figure 27. I ²C Controller Block Diagram

Operation

The ^{2}C Controller operates in MASTER mode tortsmit and receive data. Only a single master is supported. Arbitration between two sters must be accomplished in software. I²C supports the following operations:

- Master transmits to a 7-bit slave
- Master transmits to a 10-bit slave

208

- DBG ↑ Data Memory Address[7:0] DBG ↑ Size[15:8] DBG ↑ Size[7:0] DBG ↓ 1-65536 data bytes
- Read Program Memory CRC (0EH)—The Read Program Memory CRC command computes and returns the CRC (cyclic mediancy check) of Program Memory using the 16-bit CRC-CCITT polynomial. If the viece is not in DEBUG mode, this command return®FFFH for the CRC value. Unlike most other OCD Read commands, there is a delay from issuint the command until OCD returns the data. The OCD reads the Program Memoral cultates the CRC value, and returns the result. The delay is a function of the Program Memory size and is approximately equal to the system clock period multiplied by thumber of bytes in the Program Memory.

DBG \Uparrow 0EH DBG \Downarrow CRC[15:8] DBG \Downarrow CRC[7:0]

• Step Instruction (10H)—The Step Instruction command steps one assembly instruction at the current Program Cour(feC) location. If the device is not in DEBUG mode or the Read Protect OptBin is enabled, the OCD ignores this command.

• Stuff Instruction (11H)—The Stuff Instruction command steps one assembly instruction and allows specification of thestibyte of the instruction. The remaining 0-4 bytes of the instruction are read fromogram Memory. This command is useful for stepping over instructions where **fire**t byte of the instruction has been overwritten by a Breakpoint. If the devicenist in DEBUG mode or the Read Protect Option Bit is enabled, the OCD ignores this command.

```
DBG ↑ 11H
DBG ↑ opcode[7:0]
```

 Execute Instruction (12H)—The Execute Instruction command allows sending an entire instruction to be executed to the 202PU. This command can also step over Breakpoints. The number of bytes to send for the instruction depends on the opcode. If the device is not in DEBUG mode or the addeprotect Option Bit is enabled, the OCD ignores this command

```
DBG ↑ 12H
DBG ↑ 1-5 byte opcode
```

Z8 Encore! XP [®] 64K Series Flash Microcontrollers Product Specification

Figure 66displays the 68-pin Plastic Lead Cloparrier (PLCC) package available for the Z8X1622, Z8X2422, Z8X3222, Z8X4822, and Z8X6422 devices.



