
Zilog - Z8F3221AN020EC Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product StatusObsoleteCore Processorc38Core Size8-BitSpeed20MHzConnectivityPCI IDA SPI, UART/USARTPreipheralsBrown-out Detect/Reset, DMA, POR, PWM, WDTNumber of I/O31Program Memory SizeSAKB (32K × 8)Program Memory TypeFLASHEPROM Size-RMSizeSV × 3.6VNotaretersA/D 8x10bObsiliator TypeNo SaN Size CTANOperating Temperature-Monting Type-Monting Type-And Size CTAN-Operating Temperature-And Size CTAN-Monting Type-Monting Type-Are Act Size CTAN-Monting Type-Are Act Size CTAN-Size Provice Package-Munter Size Pack		
Core Size8-BitCore Size8-BitSpeed20MHzConnectivityPC, IrDA, SPI, UART/USARTPeripheralsBrown-out Detect/Reset, DMA, POR, PWM, WDTNumber of I/O31Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size2K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case44-LQFP (10x10)	Product Status	Obsolete
Speed20MHzConnectivityPC, IrDA, SPI, UART/USARTPeripheralsBrown-out Detect/Reset, DMA, POR, PWM, WDTNumber of I/O31Program Memory Size32KB (32K × 8)Program Memory TypeFLASHEEPROM Size-RAM Size2K × 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case44-LQFP (10x10)	Core Processor	eZ8
ConnectivityIPC, IrDA, SPI, UART/USARTPeripheralsBrown-out Detect/Reset, DMA, POR, PWM, WDTNumber of I/O31Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size2K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case44-LQFP (10x10)	Core Size	8-Bit
PeripheralsBrown-out Detect/Reset, DMA, POR, PWM, WDTNumber of I/O31Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size2K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting Type44-LQFPSupplier Device Package44-LQFP (10x10)	Speed	20MHz
Number of I/O31Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size2K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case44-LQFP (10x10)	Connectivity	I ² C, IrDA, SPI, UART/USART
Program Memory Size32KB (32K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size2K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case44-LQFPSupplier Device PackageHerman Mount	Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Program Memory TypeFLASHEEPROM Size-RAM Size2K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case44-LQFP (10x10)	Number of I/O	31
EEPROM Size-RAM Size2K × 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case44-LQFPSupplier Device Package44-LQFP (10x10)	Program Memory Size	32KB (32K x 8)
RAM Size2K × 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case44-LQFPSupplier Device Package44-LQFP (10x10)	Program Memory Type	FLASH
Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case44-LQFPSupplier Device Package44-LQFP (10x10)	EEPROM Size	-
Data ConvertersA/D 8x10bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case44-LQFPSupplier Device Package44-LQFP (10x10)	RAM Size	2K x 8
Oscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case44-LQFPSupplier Device Package44-LQFP (10x10)	Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Operating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case44-LQFPSupplier Device Package44-LQFP (10x10)	Data Converters	A/D 8x10b
Mounting Type Surface Mount Package / Case 44-LQFP Supplier Device Package 44-LQFP (10x10)	Oscillator Type	Internal
Package / Case 44-LQFP Supplier Device Package 44-LQFP (10x10)	Operating Temperature	-40°C ~ 105°C (TA)
Supplier Device Package 44-LQFP (10x10)	Mounting Type	Surface Mount
	Package / Case	44-LQFP
Purchase URL https://www.e-xfl.com/product-detail/zilog/z8f3221an020ec	Supplier Device Package	44-LQFP (10x10)
	Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f3221an020ec

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong






Figure 4. Z8 Encore! XP 64K Series Flash Microcontrollers in 44-Pin Low-Profile Quad Flat Package (LQFP)






Figure 6. Z8 Encore! XP 64K Series Flash Microcontrollers in 68-Pin Plastic Leaded Chip Carrier (PLCC)

zilog

26

	De vieten De e evintier	- M		Dana Ma
	Register Description	Mnemonic	Reset (Hex)	Page No
FCD	Interrupt Edge Select	IRQES	00	78
FCE	Interrupt Port Select	IRQPS	00	78
FCF	Interrupt Control	IRQCTL	00	79
GPIO Port A				
FD0	Port A Address	PAADDR	00	61
FD1	Port A Control	PACTL	00	62
FD2	Port A Input Data	PAIN	XX	66
FD3	Port A Output Data	PAOUT	00	66
GPIO Port B				
FD4	Port B Address	PBADDR	00	61
FD5	Port B Control	PBCTL	00	62
FD6	Port B Input Data	PBIN	XX	66
FD7	Port B Output Data	PBOUT	00	66
GPIO Port C				
FD8	Port C Address	PCADDR	00	61
FD9	Port C Control	PCCTL	00	62
FDA	Port C Input Data	PCIN	XX	66
FDB	Port C Output Data	PCOUT	00	66
GPIO Port D				
FDC	Port D Address	PDADDR	00	61
FDD	Port D Control	PDCTL	00	62
FDE	Port D Input Data	PDIN	XX	66
FDF	Port D Output Data	PDOUT	00	66
GPIO Port E				
FE0	Port E Address	PEADDR	00	61
FE1	Port E Control	PECTL	00	62
FE2	Port E Input Data	PEIN	XX	66
FE3	Port E Output Data	PEOUT	00	66
GPIO Port F				
FE4	Port F Address	PFADDR	00	61
FE5	Port F Control	PFCTL	00	62
FE6	Port F Input Data	PFIN	XX	66
FE7	Port F Output Data	PFOUT	00	66
GPIO Port G	· · · · · · · · · · · · · · · · · · ·			
FE8	Port G Address	PGADDR	00	61
FE9	Port G Control	PGCTL	00	62
FEA	Port G Input Data	PGIN	XX	66
FEB	Port G Output Data	PGOUT	00	66
GPIO Port H	· ·			
FEC	Port H Address	PHADDR	00	61
FED	Port H Control	PHCTL	00	62
FEE	Port H Input Data	PHIN	XX	66
	- · · · · · · · · · · · · · · · · · · ·			

Table 7. Z8 Encore! XP 64K Series Flash Microcontrollers Register File Address Map (Continued)





DMA0 Control DMA0CTL (FB0H - Read/Write) **DMA0 Address High Nibble** DMA0H (FB2H - Read/Write) D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 Request Trigger Source Select 000 = Timer 0 001 = Timer 1 DMA0 Start Address [11:8] 010 = Timer 2 DMA0 End Address [11:8] 011 = Timer 3 100 = UART0 Received Data register contains valid data 101 = UART1 Received Data DMA0 Start/Current Address Low Byte DMA0START (FB3H - Read/Write) register D7 D6 D5 D4 D3 D2 D1 D0 contains valid data 110 = I2C receiver contains valid DMA0 Start Address [7:0] data 111 = Reserved Word Select DMA0 End Address Low Byte 0 = DMA transfers 1 byte per DMA0END (FB4H - Read/Write) request 1 = DMA transfers 2 bytes per D7 D6 D5 D4 D3 D2 D1 D0 request DMA0 End Address [7:0] **DMA0** Interrupt Enable 0 = DMA0 does not generate interrupts 1 = DMA0 generates an interrupt when End Address data is transferred DMA0 Data Transfer Direction 0 = Register File to peripheral registers 1 = Peripheral registers to Register File DMA0 Loop Enable 0 = DMA disables after End Address 1 = DMA reloads Start Address after End Address and continues to run DMA0 Enable 0 = DMA0 is disabled 1 = DMA0 is enabled **DMA0 I/O Address** DMA0IO (FB1H - Read/Write)

D7 D6 D5 D4 D3 D2 D1 D0

 DMA0 Peripheral Register Address Low byte of on-chip peripheral control registers on Register File page FH

PS019919-1207



Table 29. IRQ0 Enable Low Bit Register (IRQ0ENL)

BITS	7	6	5	4	3	2	1	0	
FIELD	T2ENL	T1ENL	T0ENL	U0RENL	U0TENL	I2CENL	SPIENL	ADCENL	
RESET				()				
R/W		R/W							
ADDR				FC	2H				

T2ENL—Timer 2 Interrupt Request Enable Low Bit T1ENL—Timer 1 Interrupt Request Enable Low Bit T0ENL—Timer 0 Interrupt Request Enable Low Bit UORENL-UART 0 Receive Interrupt Request Enable Low Bit U0TENL—UART 0 Transmit Interrupt Request Enable Low Bit I2CENL—I²C Interrupt Request Enable Low Bit SPIENL—SPI Interrupt Request Enable Low Bit ADCENL—ADC Interrupt Request Enable Low Bit

IRQ1 Enable High and Low Bit Registers

The IRQ1 Enable High and Low Bit registers (see Table 31 and Table 32 on page 76) form a priority encoded enabling for interrupts in the Interrupt Request 1 register. Priority is generated by setting bits in each register. Table 30 describes the priority control for IRQ1.

IRQ1ENH[x]	IRQ1ENL[x]	Priority	Description
0	0	Disabled	Disabled
0	1	Level 1	Low
1	0	Level 2	Nominal
1	1	Level 3	High

Table 30. IRQ1 Enable and Priority Encoding

Note: where x indicates the register bits from 0 through 7.



One-Shot time-out, first set the TPOL bit in the Timer Control 1 Register to the start value before beginning ONE-SHOT mode. Then, after starting the timer, set TPOL to the opposite bit value.

Follow the steps below for configuring a timer for ONE-SHOT mode and initiating the count:

- 1. Write to the Timer Control 1 register to:
 - Disable the timer
 - Configure the timer for ONE-SHOT mode
 - Set the prescale value
 - If using the Timer Output alternate function, set the initial output level (High or Low)
- 2. Write to the Timer High and Low Byte registers to set the starting count value
- 3. Write to the Timer Reload High and Low Byte registers to set the Reload value
- 4. If desired, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers
- 5. If using the Timer Output function, configure the associated GPIO port pin for the Timer Output alternate function
- 6. Write to the Timer Control 1 register to enable the timer and initiate counting

In ONE-SHOT mode, the system clock always provides the timer input. The timer period is given by the following equation:

ONE-SHOT Mode Time-Out Period (s) = $\frac{(\text{Reload Value} - \text{Start Value}) \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$

CONTINUOUS Mode

In CONTINUOUS mode, the timer counts up to the 16-bit Reload value stored in the Timer Reload High and Low Byte registers. The timer input is the system clock. Upon reaching the Reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes. Also, if the Timer Output alternate function is enabled, the Timer Output pin changes state (from Low to High or from High to Low) upon timer Reload.

Follow the steps below for configuring a timer for CONTINUOUS mode and initiating the count:

- 1. Write to the Timer Control 1 register to:
 - Disable the timer
 - Configure the timer for CONTINUOUS mode
 - Set the prescale value
 - If using the Timer Output alternate function, set the initial output level (High or Low)



Follow the steps below for configuring a timer for PWM mode and initiating the PWM operation:

- 1. Write to the Timer Control 1 register to:
 - Disable the timer
 - Configure the timer for PWM mode
 - Set the prescale value _
 - Set the initial logic level (High or Low) and PWM High/Low transition for the _ Timer Output alternate function
- 2. Write to the Timer High and Low Byte registers to set the starting count value (typically 0001H). This only affects the first pass in PWM mode. After the first timer reset in PWM mode, counting always begins at the reset value of 0001H.
- 3. Write to the PWM High and Low Byte registers to set the PWM value.
- 4. Write to the Timer Reload High and Low Byte registers to set the Reload value (PWM period). The Reload value must be greater than the PWM value.
- 5. If desired, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 6. Configure the associated GPIO port pin for the Timer Output alternate function.
- 7. Write to the Timer Control 1 register to enable the timer and initiate counting.

The PWM period is given by the following equation:

 $PWM Period (s) = \frac{Reload Value \times Prescale}{System Clock Frequency (Hz)}$

If an initial starting value other than 0001H is loaded into the Timer High and Low Byte registers, the ONE-SHOT mode equation must be used to determine the first PWM timeout period.

If TPOL is set to 0, the ratio of the PWM output High time to the total period is given by: PWM Output High Time Ratio (%) = $\frac{\text{Reload Value - PWM Value}}{\text{Reload Value + Value}} \times 100$

Reload Value

If TPOL is set to 1, the ratio of the PWM output High time to the total period is given by: PWM Output High Time Ratio (%) = $\frac{PWM Value}{Reload Value} \times 100$

CAPTURE Mode

In CAPTURE mode, the current timer count value is recorded when the desired external Timer Input transition occurs. The Capture count value is written to the Timer PWM High and Low Byte Registers. The timer input is the system clock. The TPOL bit in the Timer Control 1 register determines if the Capture occurs on a rising edge or a falling edge of the Timer Input signal. When the Capture event occurs, an interrupt is generated and the timer continues counting.



Table 42. Timer 0-3 Reload Low Byte Register (TxRL)

BITS	7	6	5	4	3	2	1	0	
FIELD		TRL							
RESET					1				
R/W		R/W							
ADDR		F03H, F0BH, F13H, F1BH							

TRH and TRL-Timer Reload Register High and Low

These two bytes form the 16-bit Reload value, {TRH[7:0], TRL[7:0]}. This value sets the maximum count value which initiates a timer reload to 0001H. In COMPARE mode, these two byte form the 16-bit Compare value.

Timer 0-3 PWM High and Low Byte Registers

The Timer 0-3 PWM High and Low Byte (TxPWMH and TxPWML) registers (see Table 43 and Table 44 on page 92) are used for Pulse-Width Modulator (PWM) operations. These registers also store the Capture values for the Capture and Capture/COM-PARE modes.

Table 43. Timer 0-3 PWM High Byte Register (TxPWMH)

BITS	7	6	5	4	3	2	1	0	
FIELD		PWMH							
RESET				(0				
R/W		R/W							
ADDR		F04H, F0CH, F14H, F1CH							

Table 44. Timer 0-3 PWM Low Byte Register (TxPWML)

BITS	7	6	5	4	3	2	1	0	
FIELD		PWML							
RESET				(0				
R/W		R/W							
ADDR			F	05H, F0DH,	F15H, F1D	Н			

92

5.5296 MHz System Clock



Table 61. UART Baud Rates (Continued)

1.20	868	1.20	0.01	1.20	576	1.20	0.00
0.60	1736	0.60	0.01	0.60	1152	0.60	0.00
0.30	3472	0.30	0.01	0.30	2304	0.30	0.00

10.0 MHz System Clock

Desired Rate	BRG Divisor	Actual Rate	Error
(kHz)	(Decimal)	(kHz)	(%)
1250.0	N/A	N/A	N/A
625.0	1	625.0	0.00
250.0	3	208.33	-16.67
115.2	5	125.0	8.51
57.6	11	56.8	-1.36
38.4	16	39.1	1.73
19.2	33	18.9	0.16
9.60	65	9.62	0.16
4.80	130	4.81	0.16
2.40	260	2.40	-0.03
1.20	521	1.20	-0.03
0.60	1042	0.60	-0.03
0.30	2083	0.30	0.2

Desired	BRG		
Rate	Divisor	Actual Rate	Error
(kHz)	(Decimal)	(kHz)	(%)
1250.0	N/A	N/A	N/A
625.0	N/A	N/A	N/A
250.0	1	345.6	38.24
115.2	3	115.2	0.00
57.6	6	57.6	0.00
38.4	9	38.4	0.00
19.2	18	19.2	0.00
9.60	36	9.60	0.00
4.80	72	4.80	0.00
2.40	144	2.40	0.00
1.20	288	1.20	0.00
0.60	576	0.60	0.00
0.30	1152	0.30	0.00

3.579545 MHz System Clock

Desired Rate	BRG Divisor	Actual Rate	Error	Desired Rate
(kHz)	(Decimal)	(kHz)	(%)	(kHz)
1250.0	N/A	N/A	N/A	1250.0
625.0	N/A	N/A	N/A	625.0
250.0	1	223.72	-10.51	250.0
115.2	2	111.9	-2.90	115.2
57.6	4	55.9	-2.90	57.6
38.4	6	37.3	-2.90	38.4
19.2	12	18.6	-2.90	19.2

1.8432 MHz System Clock

Desired Rate	BRG Divisor	Actual Rate	Error
(kHz)	(Decimal)	(kHz)	(%)
1250.0	N/A	N/A	N/A
625.0	N/A	N/A	N/A
250.0	N/A	N/A	N/A
115.2	1	115.2	0.00
57.6	2	57.6	0.00
38.4	3	38.4	0.00
19.2	6	19.2	0.00

123

zilog 154

- 4. The I^2C Controller sends the START condition.
- 5. The I^2C Controller shifts the address and read bit out the SDA signal.
- 6. If the I²C slave acknowledges the address by pulling the SDA signal Low during the next high period of SCL, the I²C Controller sets the ACK bit in the I²C Status register. Continue with step 7.

If the slave does not acknowledge, the Not Acknowledge interrupt occurs (NCKI bit is set in the Status register, ACK bit is cleared). Software responds to the Not Acknowledge interrupt by setting the STOP bit and clearing the TXI bit. The I^2C Controller sends the STOP condition on the bus and clears the STOP and NCKI bits. The transaction is complete (ignore the following steps).

- The I²C Controller shifts in the byte of data from the I²C slave on the SDA signal. The I²C Controller sends a Not Acknowledge to the I²C slave if the NAK bit is set (last byte), else it sends an Acknowledge.
- 8. The I^2C Controller asserts the Receive interrupt (RDRF bit set in the Status register).
- 9. Software responds by reading the I²C Data register which clears the RDRF bit. If there is only one more byte to receive, set the NAK bit of the I²C Control register.
- 10. If there are more bytes to transfer, return to step 7.
- 11. After the last byte is shifted in, a Not Acknowledge interrupt is generated by the I²C Controller.
- 12. Software responds by setting the STOP bit of the I^2C Control register.
- 13. A STOP condition is sent to the I^2C slave, the STOP and NCKI bits are cleared.

Read Transaction with a 10-Bit Address

Figure 33 displays the read transaction format for a 10-bit addressed slave. The shaded regions indicate data transferred from the I²C Controller to slaves and unshaded regions indicate data transferred from the slaves to the I²C Controller.

S	Slave Address 1st 7 bits	W=0	A	Slave Address 2nd Byte	Α	S	Slave Address 1st 7 bits	R=1	A	Data	A	Data	Ā	Ρ
---	-----------------------------	-----	---	---------------------------	---	---	-----------------------------	-----	---	------	---	------	---	---

Figure 33. Receive Data Format for a 10-Bit Addressed Slave

The first seven bits transmitted in the first byte are 11110xx. The two bits xx are the two most-significant bits of the 10-bit address. The lowest bit of the first byte transferred is the write control bit.



Table 88. ADC Data Low Bits Register (ADCD_L)

BITS	7	6	5 4 3 2 1 0							
FIELD	ADC	ADCD_L Reserved								
RESET	X									
R/W	R									
ADDR	F73H									

ADCD_L—ADC Data Low Bits

These are the least significant two bits of the 10-bit ADC output. These bits are undefined after a Reset.

Reserved

These bits are reserved and are always undefined.





197

the On-Chip Debugger.

1 = User program code is accessible. All On-Chip Debugger commands are enabled. This setting is the default for unprogrammed (erased) Flash.

Reserved

These Option Bits are reserved for future use and must always be 1. This setting is the default for unprogrammed (erased) Flash.

FWP—Flash Write Protect (Flash version only)

FWP	Description
0	Programming, Page Erase, and Mass Erase through User Code is disabled. Mass Erase is available through the On-Chip Debugger.
1	Programming, and Page Erase are enabled for all of Flash Program Memory.

Flash Memory Address 0001H

Table 99. Options Bits at Flash Memory Address 0001H

BITS	7 6 5 4 3 2 1 0										
FIELD	Reserved										
RESET	U										
R/W	R/W										
ADDR	Program Memory 0001H										
Note: U = Unchanged by Reset. R = Read-Only. R/W = Read/Write.											

Reserved

These Option Bits are reserved for future use and must always be 1. This setting is the default for unprogrammed (erased) Flash.





OCD Serial Errors

The On-Chip Debugger can detect any of the following error conditions on the DBG pin:

- Serial Break (a minimum of nine continuous bits Low).
- Framing Error (received Stop bit is Low).
- Transmit Collision (OCD and host simultaneous transmission detected by the OCD).

When the OCD detects one of these errors, it aborts any command currently in progress, transmits a Serial Break 4096 system clock cycles long back to the host, and resets the Auto-Baud Detector/Generator. A Framing Error or Transmit Collision may be caused by the host sending a Serial Break to the OCD. Because of the open-drain nature of the interface, returning a Serial Break break back to the host only extends the length of the Serial Break if the host releases the Serial Break early.

The host transmits a Serial Break on the DBG pin when first connecting to the 64K Series devices or when recovering from an error. A Serial Break from the host resets the Auto-Baud Generator/Detector but does not reset the OCD Control register. A Serial Break leaves the device in DEBUG mode if that is the current mode. The OCD is held in Reset until the end of the Serial Break when the DBG pin returns High. Because of the open-drain nature of the DBG pin, the host can send a Serial Break to the OCD even if the OCD is transmitting a character.

Breakpoints

Execution Breakpoints are generated using the BRK instruction (opcode 00H). When the eZ8 CPU decodes a BRK instruction, it signals the On-Chip Debugger. If Breakpoints are enabled, the OCD idles the eZ8 CPU and enters DEBUG mode. If Breakpoints are not enabled, the OCD ignores the BRK signal and the BRK instruction operates as an NOP.

If breakpoints are enabled, the OCD can be configured to automatically enter DEBUG mode, or to loop on the break instruction. If the OCD is configured to loop on the BRK instruction, then the CPU is still enabled to service DMA and interrupt requests.

The loop on BRK instruction can be used to service interrupts in the background. For interrupts to be serviced in the background, there cannot be any breakpoints in the interrupt service routine. Otherwise, the CPU stops on the breakpoint in the interrupt routine. For interrupts to be serviced in the background, interrupts must also be enabled. Debugging software should not automatically enable interrupts when using this feature, since interrupts are typically disabled during critical sections of code where interrupts should not occur (such as adjusting the stack pointer or modifying shared data).

Software can poll the IDLE bit of the OCDSTAT register to determine if the OCD is looping on a BRK instruction. When software wants to stop the CPU on the BRK instruction it is looping on, software should not set the DBGMODE bit of the OCDCTL register. The CPU may have vectored to and be in the middle of an interrupt service routine when this bit gets set. Instead, software must clear the BRKLP bit. This action allows the CPU to

zilog 222

Figure 45 displays the typical current consumption in HALT mode while operating at 25 °C versus the system clock frequency. All GPIO pins are configured as outputs and driven High.




Figure 45. Typical HALT Mode Idd Versus System Clock Frequency



AC Characteristics

The section provides information on the AC characteristics and timing. All AC timing information assumes a standard load of 50 pF on all outputs. Table 113 lists the 64K Series AC characteristics and timing.

Table 113. AC Characteristics

			3.0–3.6V C to 125 °C				
Symbol	Parameter	Minimum	Maximum	Units	Conditions		
F _{sysclk}	System Clock Frequency	_	20.0	MHz	Read-only from Flash memory.		
		0.032768	20.0	MHz	Program or erasure of the Flash memory.		
F _{XTAL}	Crystal Oscillator Frequency		20.0	MHz	System clock frequencies below the crystal oscillator minimum require an external clock driver.		
T _{XIN}	Crystal Oscillator Clock Period	50	-	ns	T _{CLK} = 1/F _{sysclk}		
T _{XINH}	System Clock High Time	20		ns			
T _{XINL}	System Clock Low Time	20		ns			
T _{XINR}	System Clock Rise Time	-	3	ns	T _{CLK} = 50 ns. Slower rise times can be tolerated with longer clock periods.		
T _{XINF}	System Clock Fall Time	-	3	ns	T _{CLK} = 50 ns. Slower fall times can be tolerated with longer clock periods.		

zilog

267




Figure 64 displays the 44-pin Plastic Lead Chip Carrier (PLCC) package available for the Z8X1621, Z8X2421, Z8X3221, Z8X4821, and Z8X6421 devices.



Figure 64 displays the 64-pin Low-Profile Quad Flat Package (LQFP) available for the Z8X1622, Z8X2422, Z8X3222, Z8X4822, and Z8X6422 devices.




Figure 65. 64-Lead Low-Profile Quad Flat Package (LQFP)

zilog




Figure 66. 68-Lead Plastic Lead Chip Carrier Package (PLCC)

Figure 66 displays the 68-pin Plastic Lead Chip Carrier (PLCC) package available for the Z8X1622, Z8X2422, Z8X3222, Z8X4822, and Z8X6422 devices.

268



Index

Symbols

244 % 244 @ 244

Numerics

10-bit ADC 4 40-lead plastic dual-inline package 265 44-lead low-profile quad flat package 266 44-lead plastic lead chip carrier package 267 64-lead low-profile quad flat package 267 68-lead plastic lead chip carrier package 268 80-lead quad flat package 269

Α

absolute maximum ratings 215 AC characteristics 231 ADC 246 architecture 175 automatic power-down 176 block diagram 176 continuous conversion 177 control register 179 control register definitions 179 data high byte register 180 data low bits register 180 DMA control 178 electrical characteristics and timing 229 operation 176 single-shot conversion 177 ADCCTL register 179 ADCDH register 180 ADCDL register 180 ADCX 246 ADD 246 add - extended addressing 246 add with carry 246 add with carry - extended addressing 246

additional symbols 244 address space 19 ADDX 246 analog signals 15 analog-to-digital converter (ADC) 175 AND 248 ANDX 248 arithmetic instructions 246 assembly language programming 241 assembly language syntax 242

В

B 244 b 243 baud rate generator, UART 113 BCLR 246 binary number suffix 244 **BIT 246** bit 243 clear 246 manipulation instructions 246 set 246 set or clear 246 swap 247 test and jump 249 test and jump if non-zero 249 test and jump if zero 249 bit jump and test if non-zero 249 bit swap 249 block diagram 3 block transfer instructions 247 **BRK 249 BSET 246** BSWAP 247, 249 **BTJ 249** BTJNZ 249 BTJZ 249

С

CALL procedure 249 capture mode 95 capture/compare mode 95