## E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	31
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f4821an020sc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Z8 Encore! XP<sup>®</sup> 64K Series Flash Microcontrollers Product Specification

# zilog





### Z8 Encore! XP<sup>®</sup> 64K Series Flash Microcontrollers Product Specification







currently converting



#### Table 8. Reset and Stop Mode Recovery Characteristics and Latency

	Reset Characteristics and Latency						
Reset Type	Control Registers	eZ8 <sup>TM</sup> CPU	Reset Latency (Delay)				
System reset	Reset (as applicable)	Reset	66 WDT Oscillator cycles + 16 System Clock cycles				
Stop Mode Recovery	Unaffected, except WDT_CTL register	Reset	66 WDT Oscillator cycles + 16 System Clock cycles				

#### System Reset

During a system reset, the 64K Series devices are held in Reset for 66 cycles of the Watchdog Timer oscillator followed by 16 cycles of the system clock. At the beginning of Reset, all GPIO pins are configured as inputs.

During Reset, the eZ8 CPU and on-chip peripherals are idle; however, the on-chip crystal oscillator and Watchdog Timer oscillator continue to run. The system clock begins operating following the Watchdog Timer oscillator cycle count. The eZ8 CPU and on-chip peripherals remain idle through the 16 cycles of the system clock.

Upon Reset, control registers within the Register File that have a defined Reset value are loaded with their reset values. Other control registers (including the Stack Pointer, Register Pointer, and Flags) and general-purpose RAM are undefined following Reset. The eZ8 CPU fetches the Reset vector at Program Memory addresses 0002H and 0003H and loads that value into the Program Counter. Program execution begins at the Reset vector address.

### **Reset Sources**

Table 9 lists the reset sources as a function of the operating mode. The text following provides more detailed information on the individual Reset sources. A Power-On Reset/Voltage Brownout event always takes priority over all other possible reset sources to ensure a full system reset occurs.



Figure 8. Power-On Reset Operation

#### **Voltage Brownout Reset**

The devices in the 64K Series provide low Voltage Brownout protection. The VBO circuit senses when the supply voltage drops to an unsafe level (below the VBO threshold voltage) and forces the device into the Reset state. While the supply voltage remains below the Power-On Reset voltage threshold ( $V_{POR}$ ), the VBO block holds the device in the Reset state.

After the supply voltage again exceeds the Power-On Reset voltage threshold, the devices progress through a full system reset sequence, as described in the Power-On Reset section. Following Power-On Reset, the POR status bit in the Watchdog Timer Control (WDTCTL) register is set to 1. Figure 9 displays Voltage Brownout operation. For the VBO and POR threshold voltages ( $V_{VBO}$  and  $V_{POR}$ ), see Electrical Characteristics on page 215.

The Voltage Brownout circuit can be either enabled or disabled during STOP mode. Operation during STOP mode is set by the VBO\_AO Option Bit. For information on configuring VBO\_AO, see Option Bits page 195.



AF[7:0]—Port Alternate Function enabled

- 0 = The port pin is in NORMAL mode and the DDx bit in the Port A–H Data Direction sub-register determines the direction of the pin.
- 1 = The alternate function is selected. Port pin operation is controlled by the alternate function.

#### Port A–H Output Control Sub-Registers

The Port A–H Output Control sub-register (Table 18) is accessed through the Port A–H Control register by writing 03H to the Port A–H Address register. Setting the bits in the Port A–H Output Control sub-registers to 1 configures the specified port pins for open-drain operation. These sub-registers affect the pins directly and, as a result, alternate functions are also affected.

#### Table 18. Port A-H Output Control Sub-Registers

BITS	7	6	5	4	3	2	1	0		
FIELD	POC7	POC6	POC5	POC4	POC3	POC2	POC1	POC0		
RESET		0								
R/W		R/W								
ADDR	lf 03F	l in Port A–ł	H Address R	egister, acce	essible throu	gh Port A–H	I Control Re	gister		

POC[7:0]—Port Output Control

These bits function independently of the alternate function bit and disables the drains if set to 1.

0 = The drains are enabled for any output mode.

1 = The drain of the associated pin is disabled (open-drain mode).

#### Port A-H High Drive Enable Sub-Registers

The Port A–H High Drive Enable sub-register (Table 19) is accessed through the Port A–H Control register by writing 04H to the Port A–H Address register. Setting the bits in the Port A–H High Drive Enable sub-registers to 1 configures the specified port pins for high current output drive operation. The Port A–H High Drive Enable sub-register affects the pins directly and, as a result, alternate functions are also affected.

## Z8 Encore! XP<sup>®</sup> 64K Series Flash Microcontrollers Product Specification



## Architecture

Figure 11 displays a block diagram of the interrupt controller.



Figure 11. Interrupt Controller Block Diagram

## Operation

#### **Master Interrupt Enable**

The master interrupt enable bit (IRQE) in the Interrupt Control register globally enables and disables interrupts.

Interrupts are globally enabled by any of the following actions:

- Executing an Enable Interrupt (EI) instruction.
- Executing an Return from Interrupt (IRET) instruction.
- Writing a 1 to the IRQE bit in the Interrupt Control register.

Interrupts are globally disabled by any of the following actions:

- Execution of a Disable Interrupt (DI) instruction.
- eZ8 CPU acknowledgement of an interrupt service request from the interrupt controller.
- Writing a 0 to the IRQE bit in the Interrupt Control register.
- Reset.



- Executing a Trap instruction.
- Illegal Instruction trap.

#### **Interrupt Vectors and Priority**

The interrupt controller supports three levels of interrupt priority. Level 3 is the highest priority, Level 2 is the second highest priority, and Level 1 is the lowest priority. If all of the interrupts were enabled with identical interrupt priority (all as Level 2 interrupts, for example), then interrupt priority would be assigned from highest to lowest as specified in Table 23 on page 68. Level 3 interrupts always have higher priority than Level 2 interrupts which, in turn, always have higher priority than Level 1 interrupts. Within each interrupt priority level (Level 1, Level 2, or Level 3), priority is assigned as specified in Table 23 on page 68. Reset, Watchdog Timer interrupt (if enabled), and Illegal Instruction Trap always have highest priority.

#### **Interrupt Assertion**

Interrupt sources assert their interrupt requests for only a single system clock period (single pulse). When the interrupt request is acknowledged by the eZ8 CPU, the corresponding bit in the Interrupt Request register is cleared until the next interrupt occurs. Writing a 0 to the corresponding bit in the Interrupt Request register likewise clears the interrupt request.



**Caution:** The following style of coding to clear bits in the Interrupt Request registers is NOT recommended. All incoming interrupts that are received between execution of the first LDX command and the last LDX command are lost.

#### Poor coding style that can result in lost interrupt requests:

LDX r0, IRQ0 AND r0, MASK LDX IRQ0, r0

To avoid missing interrupts, the following style of coding to clear bits in the Interrupt Request 0 register is recommended:

#### Good coding style that avoids lost interrupt requests:

ANDX IRQ0, MASK

#### **Software Interrupt Assertion**

Program code can generate interrupts directly. Writing a 1 to the desired bit in the Interrupt Request register triggers an interrupt (assuming that interrupt is enabled). When the interrupt request is acknowledged by the eZ8 CPU, the bit in the Interrupt Request register is automatically cleared to 0.

# Zilog <sub>74</sub>

where *x* indicates the specific GPIO Port C pin number (0 through 3).

### **IRQ0 Enable High and Low Bit Registers**

The IRQ0 Enable High and Low Bit registers (see Table 28 and Table 29 on page 75) form a priority encoded enabling for interrupts in the Interrupt Request 0 register. Priority is generated by setting bits in each register. Table 27 describes the priority control for IRQ0.

IRQ0ENH[x]	IRQ0ENL[x]	Priority	Description
0	0	Disabled	Disabled
0	1	Level 1	Low
1	0	Level 2	Nominal
1	1	Level 3	High

#### Table 27. IRQ0 Enable and Priority Encoding

Note: where x indicates the register bits from 0 through 7.

#### Table 28. IRQ0 Enable High Bit Register (IRQ0ENH)

BITS	7	6	5	4	3	2	1	0		
FIELD	T2ENH	T1ENH	T0ENH	U0RENH	U0TENH	I2CENH	SPIENH	ADCENH		
RESET		0								
R/W		R/W								
ADDR		FC1H								

T2ENH—Timer 2 Interrupt Request Enable High Bit T1ENH—Timer 1 Interrupt Request Enable High Bit T0ENH—Timer 0 Interrupt Request Enable High Bit U0RENH—UART 0 Receive Interrupt Request Enable High Bit U0TENH—UART 0 Transmit Interrupt Request Enable High Bit I2CENH—I<sup>2</sup>C Interrupt Request Enable High Bit SPIENH—SPI Interrupt Request Enable High Bit ADCENH—ADC Interrupt Request Enable High Bit

# zilog

- 13. The I<sup>2</sup>C Controller shifts the data out of using the SDA signal. After the first bit is sent, the Transmit interrupt is asserted.
- 14. If more bytes remain to be sent, return to step 9.
- 15. Software responds by setting the STOP bit of the I<sup>2</sup>C Control register (or START bit to initiate a new transaction). In the STOP case, software clears the TXI bit of the I<sup>2</sup>C Control register at the same time.
- 16. The I<sup>2</sup>C Controller completes transmission of the data on the SDA signal.
- 17. The slave may either Acknowledge or Not Acknowledge the last byte. Because either the STOP or START bit is already set, the NCKI interrupt does not occur.
- The I<sup>2</sup>C Controller sends the STOP (or RESTART) condition to the I<sup>2</sup>C bus. The STOP or START bit is cleared.

## Address Only Transaction with a 10-bit Address

In the situation where software wants to determine if a slave with a 10-bit address is responding without sending or receiving data, a transaction can be done which only consists of an address phase. Figure 30 displays this 'address only' transaction to determine if a slave with 10-bit address will acknowledge. As an example, this transaction can be used after a 'write' has been done to a EEPROM to determine when the EEPROM completes its internal write operation and is once again responding to I<sup>2</sup>C transactions. If the slave does not Acknowledge the transaction can be repeated until the slave is able to Acknowledge.



## Figure 30. 10-Bit Address Only Transaction Format

Follow the steps below for an address only transaction to a 10-bit addressed slave:

- 1. Software asserts the IEN bit in the  $I^2C$  Control register.
- 2. Software asserts the TXI bit of the  $I^2C$  Control register to enable Transmit interrupts.
- 3. The I<sup>2</sup>C interrupt asserts, because the I<sup>2</sup>C Data register is empty (TDRE = 1)
- 4. Software responds to the TDRE interrupt by writing the first slave address byte. The least-significant bit must be 0 for the write operation.
- 5. Software asserts the START bit of the  $I^2C$  Control register.
- 6. The  $I^2C$  Controller sends the START condition to the  $I^2C$  slave.

# zilog

## 171

## DMA\_ADC Address Register

The DMA\_ADC Address register (Table 83) points to a block of the Register File to store ADC conversion values as displayed in Table 82. This register contains the seven most-significant bits of the 12-bit Register File addresses. The five least-significant bits are calculated from the ADC Analog Input number (5-bit base address is equal to twice the ADC Analog Input number). The 10-bit ADC conversion data is stored as two bytes with the most significant byte of the ADC data stored at the even numbered Register File address.

Table 82 provides an example of the Register File addresses if the DMA\_ADC Address register contains the value 72H.

ADC Analog Input	Register File Address (Hex) <sup>1</sup>
0	720H-721H
1	722H-723H
2	724H-725H
3	726H-727H
4	728H-729H
5	72AH-72BH
6	72CH-72DH
7	72EH-72FH
8	730H-731H
9	732H-733H
10	734H-735H
11	736H-737H

#### Table 82. DMA\_ADC Register File Address Example

<sup>1</sup>DMAA\_ADDR set to 72H.

#### Table 83. DMA\_ADC Address Register (DMAA\_ADDR)

BITS	7	6	5	4	3	2	1	0		
FIELD	DMAA_ADDR R									
RESET		X								
R/W		R/W								
ADDR	FBDH									



## DMAA\_ADDR—DMA\_ADC Address

These bits specify the seven most-significant bits of the 12-bit Register File addresses used for storing the ADC output data. The ADC Analog Input Number defines the five least-significant bits of the Register File address. Full 12-bit address is {DMAA\_ADDR[7:1], 4-bit ADC Analog Input Number, 0}.

Reserved

This bit is reserved and must be 0.

#### DMA\_ADC Control Register

The DMA\_ADC Control register (Table 84 on page 172) enables and sets options (DMA enable and interrupt enable) for ADC operation.

Table 84. DMA\_ADC Control Register (DMAACTL)

BITS	7	6	5	4	3	2	1	0	
FIELD	DAEN	IRQEN	Rese	erved		ADC_IN			
RESET		0							
R/W		R/W							
ADDR				FB	EH				

DAEN—DMA ADC Enable

 $0 = DMA\_ADC$  is disabled and the ADC Analog Input Number (ADC\_IN) is reset to 0. 1 = DMA\\_ADC is enabled.

IRQEN—Interrupt Enable

0 = DMA ADC does not generate any interrupts.

1 = DMA\_ADC generates an interrupt after transferring data from the last ADC Analog Input specified by the ADC\_IN field.

Reserved These bits are reserved and must be 0.

ADC IN—ADC Analog Input Number

These bits set the number of ADC Analog Inputs to be used in the continuous update (data conversion followed by DMA data transfer). The conversion always begins with ADC Analog Input 0 and then progresses sequentially through the other selected ADC Analog Inputs.

0000 = ADC Analog Input 0 updated.

0001 = ADC Analog Inputs 0-1 updated.

0010 = ADC Analog Inputs 0-2 updated.

0011 = ADC Analog Inputs 0-3 updated.

0100 = ADC Analog Inputs 0-4 updated.



Reserved These bits are reserved and must be 0.

FSTAT—Flash Controller Status

 $00_{0000} =$ Flash Controller locked

00\_0001 = First unlock command received

 $00_{010} =$  Second unlock command received

 $00_{011} =$  Flash Controller unlocked

00\_0100 = Flash Sector Protect register selected

00\_1xxx = Program operation in progress

01\_0xxx = Page erase operation in progress

10\_0xxx = Mass erase operation in progress

## Page Select Register

The Page Select (FPS) register (Table 94) selects one of the 128 available Flash memory pages to be erased or programmed. Each Flash Page contains 512 bytes of Flash memory. During a Page Erase operation, all Flash memory locations with the 7 most significant bits of the address given by the PAGE field are erased to FFH.

The Page Select register shares its Register File address with the Flash Sector Protect Register. The Page Select register cannot be accessed when the Flash Sector Protect register is enabled.

BITS	7	6	5	4	3	2	1	0	
FIELD	INFO_EN		PAGE						
RESET	0								
R/W		R/W							
ADDR		FF9H							

Table 94. Page Select Register (FPS)

INFO\_EN—Information Area Enable

0 = Information Area is not selected.

1 = Information Area is selected. The Information area is mapped into the Flash Memory address space at addresses FE00H through FFFFH.

PAGE—Page Select

This 7-bit field selects the Flash memory page for Programming and Page Erase operations. Flash Memory Address[15:9] = PAGE[6:0].

## zilog

192

### **Flash Sector Protect Register**

The Flash Sector Protect register (Table 95) protects Flash memory sectors from being programmed or erased from user code. The Flash Sector Protect register shares its Register File address with the Page Select register. The Flash Sector protect register can be accessed only after writing the Flash Control register with 5EH.

User code can only write bits in this register to 1 (bits cannot be cleared to 0 by user code).

Table 95. Flash Sector Protect Register (FPROT)

BITS	7	6	5	4	3	2	1	0	
FIELD	SECT7	SECT6	SECT5	SECT4	SECT3	SECT2	SECT1	SECT0	
RESET	0								
R/W				R/	W1				
ADDR				FF	9H				
Note: R/W	1 = Register i	s accessible f	for Read oper	ations. Regis	ter can be wri	tten to 1 only	(via user cod	e).	

SECT*n*—Sector Protect

0 = Sector *n* can be programmed or erased from user code.

1 = Sector *n* is protected and cannot be programmed or erased from user code.

\* User code can only write bits from 0 to 1.

## Flash Frequency High and Low Byte Registers

The Flash Frequency High and Low Byte registers (Table 96 and Table 97) combine to form a 16-bit value, FFREQ, to control timing for Flash program and erase operations. The 16-bit Flash Frequency registers must be written with the system clock frequency in kHz for Program and Erase operations. Calculate the Flash Frequency value using the following equation:

 $FFREQ[15:0] = \{FFREQH[7:0], FFREQL[7:0]\} = \frac{System Clock Frequency}{1000}$ 

Caution: Flash programming and erasure is not supported for system clock frequencies below 20 kHz, above 20 MHz, or outside of the valid operating frequency range for the device. The Flash Frequency High and Low Byte registers must be loaded with the correct value to insure proper program and erase times.



#### OCD Serial Errors

The On-Chip Debugger can detect any of the following error conditions on the DBG pin:

- Serial Break (a minimum of nine continuous bits Low).
- Framing Error (received Stop bit is Low).
- Transmit Collision (OCD and host simultaneous transmission detected by the OCD).

When the OCD detects one of these errors, it aborts any command currently in progress, transmits a Serial Break 4096 system clock cycles long back to the host, and resets the Auto-Baud Detector/Generator. A Framing Error or Transmit Collision may be caused by the host sending a Serial Break to the OCD. Because of the open-drain nature of the interface, returning a Serial Break break back to the host only extends the length of the Serial Break if the host releases the Serial Break early.

The host transmits a Serial Break on the DBG pin when first connecting to the 64K Series devices or when recovering from an error. A Serial Break from the host resets the Auto-Baud Generator/Detector but does not reset the OCD Control register. A Serial Break leaves the device in DEBUG mode if that is the current mode. The OCD is held in Reset until the end of the Serial Break when the DBG pin returns High. Because of the open-drain nature of the DBG pin, the host can send a Serial Break to the OCD even if the OCD is transmitting a character.

#### **Breakpoints**

Execution Breakpoints are generated using the BRK instruction (opcode 00H). When the eZ8 CPU decodes a BRK instruction, it signals the On-Chip Debugger. If Breakpoints are enabled, the OCD idles the eZ8 CPU and enters DEBUG mode. If Breakpoints are not enabled, the OCD ignores the BRK signal and the BRK instruction operates as an NOP.

If breakpoints are enabled, the OCD can be configured to automatically enter DEBUG mode, or to loop on the break instruction. If the OCD is configured to loop on the BRK instruction, then the CPU is still enabled to service DMA and interrupt requests.

The loop on BRK instruction can be used to service interrupts in the background. For interrupts to be serviced in the background, there cannot be any breakpoints in the interrupt service routine. Otherwise, the CPU stops on the breakpoint in the interrupt routine. For interrupts to be serviced in the background, interrupts must also be enabled. Debugging software should not automatically enable interrupts when using this feature, since interrupts are typically disabled during critical sections of code where interrupts should not occur (such as adjusting the stack pointer or modifying shared data).

Software can poll the IDLE bit of the OCDSTAT register to determine if the OCD is looping on a BRK instruction. When software wants to stop the CPU on the BRK instruction it is looping on, software should not set the DBGMODE bit of the OCDCTL register. The CPU may have vectored to and be in the middle of an interrupt service routine when this bit gets set. Instead, software must clear the BRKLP bit. This action allows the CPU to



ົ	n	E
_	υ	J

Debug Command	Command Byte	Enabled when NOT in DEBUG mode?	Disabled by Read Protect Option Bit
Write Program Counter	06H	-	Disabled
Read Program Counter	07H	-	Disabled
Write Register	08H	-	Only writes of the Flash Memory Control registers are allowed. Additionally, only the Mass Erase command is allowed to be written to the Flash Control register.
Read Register	09H	-	Disabled
Write Program Memory	0AH	-	Disabled
Read Program Memory	0BH	-	Disabled
Write Data Memory	0CH	-	Disabled
Read Data Memory	0DH	-	Disabled
Read Program Memory CRC	0EH	-	-
Reserved	0FH	-	-
Step Instruction	10H	-	Disabled
Stuff Instruction	11H	-	Disabled
Execute Instruction	12H	-	Disabled
Reserved	13H - FFH	-	-

#### Table 101. On-Chip Debugger Commands (Continued)

In the following list of OCD Commands, data and commands sent from the host to the On-Chip Debugger are identified by 'DBG  $\leftarrow$  Command/Data'. Data sent from the On-Chip Debugger back to the host is identified by 'DBG  $\rightarrow$  Data'

• **Read OCD Revision (00H)**—The Read OCD Revision command determines the version of the On-Chip Debugger. If OCD commands are added, removed, or changed, this revision number changes.

DBG  $\leftarrow$  00H DBG  $\rightarrow$  OCDREV[15:8] (Major revision number) DBG  $\rightarrow$  OCDREV[7:0] (Minor revision number)

• **Read OCD Status Register (02H)**—The Read OCD Status Register command reads the OCDSTAT register.

```
DBG \leftarrow 02H
DBG \rightarrow OCDSTAT[7:0]
```



• Write OCD Control Register (04H)—The Write OCD Control Register command writes the data that follows to the OCDCTL register. When the Read Protect Option Bit is enabled, the DBGMODE bit (OCDCTL[7]) can only be set to 1, it cannot be cleared to 0 and the only method of putting the device back into normal operating mode is to reset the device.

```
DBG \leftarrow 04H
DBG \leftarrow OCDCTL[7:0]
```

• **Read OCD Control Register (05H)**—The Read OCD Control Register command reads the value of the OCDCTL register.

```
DBG \leftarrow 05H
DBG \rightarrow OCDCTL[7:0]
```

• Write Program Counter (06H)—The Write Program Counter command writes the data that follows to the eZ8 CPU's Program Counter (PC). If the device is not in DEBUG mode or if the Read Protect Option Bit is enabled, the Program Counter (PC) values are discarded.

```
DBG ← 06H
DBG ← ProgramCounter[15:8]
DBG ← ProgramCounter[7:0]
```

• **Read Program Counter (07H)**—The Read Program Counter command reads the value in the eZ8 CPU's Program Counter (PC). If the device is not in DEBUG mode or if the Read Protect Option Bit is enabled, this command returns FFFFH.

```
DBG \leftarrow 07H
DBG \rightarrow ProgramCounter[15:8]
DBG \rightarrow ProgramCounter[7:0]
```

• Write Register (08H)—The Write Register command writes data to the Register File. Data can be written 1-256 bytes at a time (256 bytes can be written by setting size to zero). If the device is not in DEBUG mode, the address and data values are discarded. If the Read Protect Option Bit is enabled, then only writes to the Flash Control Registers are allowed and all other register write data values are discarded.

```
DBG \leftarrow 08H
DBG \leftarrow {4'h0,Register Address[11:8]}
DBG \leftarrow Register Address[7:0]
DBG \leftarrow Size[7:0]
DBG \leftarrow 1-256 data bytes
```

• **Read Register (09H)**—The Read Register command reads data from the Register File. Data can be read 1-256 bytes at a time (256 bytes can be read by setting size to zero). If the device is not in DEBUG mode or if the Read Protect Option Bit is enabled, this command returns FFH for all the data values.

```
DBG \leftarrow 09H
DBG \leftarrow {4'h0,Register Address[11:8]
DBG \leftarrow Register Address[7:0]
```



## Table 105. Absolute Maximum Ratings (Continued)

Parameter	Minimum	Maximum	Units	Notes
Maximum current into V <sub>DD</sub> or out of V <sub>SS</sub>		140	mA	
64-Pin LQFP Maximum Ratings at –40 °C to 70 °C				
Total power dissipation		1000	mW	
Maximum current into $V_{DD}$ or out of $V_{SS}$		275	mA	
64-Pin LQFP Maximum Ratings at 70 °C to 125 °C				
Total power dissipation		540	mW	
Maximum current into V <sub>DD</sub> or out of V <sub>SS</sub>		150	mA	
44-Pin PLCC Maximum Ratings at –40 °C to 70 °C				
Total power dissipation		750	mW	
Maximum current into $V_{DD}$ or out of $V_{SS}$		200	mA	
44-Pin PLCC Maximum Ratings at 70 °C to 125 °C				
Total power dissipation		295	mW	
Maximum current into $V_{DD}$ or out of $V_{SS}$		83	mA	
44-Pin LQFP Maximum Ratings at –40 °C to 70 °C				
Total power dissipation		750	mW	
Maximum current into $V_{DD}$ or out of $V_{SS}$		200	mA	
44-Pin LQFP Maximum Ratings at 70 °C to 125 °C				
Total power dissipation		360	mW	
Maximum current into $V_{DD}$ or out of $V_{SS}$		100	mA	
40-Pin PDIP Maximum Ratings at –40 °C to 70 °C				
Total power dissipation		1000	mW	
Maximum current into $V_{DD}$ or out of $V_{SS}$		275	mA	
40-Pin PDIP Maximum Ratings at 70 °C to 125 °C				
Total power dissipation		540	mW	
Maximum current into $V_{DD}$ or out of $V_{SS}$		150	mA	
<b>Note:</b> This voltage applies to all pins except the following: VDD, AV RESET, and where noted otherwise.	DD, pins sup	porting analog	g input (Por	ts B and H),

216



### 7

## **DC Characteristics**

Table 106 lists the DC characteristics of the 64K Series products. All voltages are referenced to  $V_{SS}$ , the primary system ground.

## Table 106. DC Characteristics

		T <sub>A</sub> = –40 °C to 125 °C							
Symbol	Parameter	Minimum	Typical	Maximum	Units	Conditions			
V <sub>DD</sub>	Supply Voltage	3.0	-	3.6	V				
V <sub>IL1</sub>	Low Level Input Voltage	-0.3	-	0.3*V <sub>DD</sub>	V	For all input pins except RESET, DBG, XIN			
V <sub>IL2</sub>	Low Level Input Voltage	-0.3	-	0.2*V <sub>DD</sub>	V	For RESET, DBG, and XIN.			
V <sub>IH1</sub>	High Level Input Voltage	0.7*V <sub>DD</sub>	-	5.5	V	Port A, C, D, E, F, and G pins.			
V <sub>IH2</sub>	High Level Input Voltage	0.7*V <sub>DD</sub>	-	V <sub>DD</sub> +0.3	V	Port B and H pins.			
V <sub>IH3</sub>	High Level Input Voltage	0.8*V <sub>DD</sub>	-	V <sub>DD</sub> +0.3	V	RESET, DBG, and XIN pins			
V <sub>OL1</sub>	Low Level Output Voltage Standard Drive	-	_	0.4	V	I <sub>OL</sub> = 2 mA; VDD = 3.0 V High Output Drive disabled.			
V <sub>OH1</sub>	High Level Output Voltage Standard Drive	2.4	_	-	V	I <sub>OH</sub> = -2 mA; VDD = 3.0 V High Output Drive disabled.			
V <sub>OL2</sub>	Low Level Output Voltage High Drive	_	_	0.6	V	$I_{OL}$ = 20 mA; VDD = 3.3 V High Output Drive enabled $T_A$ = -40 °C to +70 °C			
V <sub>OH2</sub>	High Level Output Voltage High Drive	2.4	_	_	V	$I_{OH}$ = -20 mA; VDD = 3.3 V High Output Drive enabled; $T_A$ = -40 °C to +70 °C			
V <sub>OL3</sub>	Low Level Output Voltage High Drive	_	_	0.6	V	$I_{OL}$ = 15 mA; VDD = 3.3 V High Output Drive enabled; $T_A$ = +70 °C to +105 °C			
V <sub>OH3</sub>	High Level Output Voltage High Drive	2.4	_	_	V	$I_{OH}$ = 15 mA; VDD = 3.3 V High Output Drive enabled; $T_A$ = +70 °C to +105 °C			
V <sub>RAM</sub>	RAM Data Retention	0.7	-	-	V				
IIL	Input Leakage Current	-5	_	+5	μA	V <sub>DD</sub> = 3.6 V; V <sub>IN</sub> = VDD or VSS <sup>1</sup>			
I <sub>TL</sub>	Tri-State Leakage Current	-5	-	+5	μA	V <sub>DD</sub> = 3.6 V			



### 250

#### Table 132. Rotate and Shift Instructions (Continued)

Mnemonic	Operands	Instruction
SRL	dst	Shift Right Logical
SWAP	dst	Swap Nibbles

## eZ8 CPU Instruction Summary

Table 133 summarizes the eZ8 CPU instructions. The table identifies the addressing modes employed by the instruction, the effect upon the Flags register, the number of CPU clock cycles required for the instruction fetch, and the number of CPU clock cycles required for the instruction.

Assembly	Symbolic Operation	Address Mode		Oncode(s)			Fla	ags		Fetch	Inetr	
Mnemonic		dst	src	(Hex)	С	Ζ	S	V	D	н	Cycles	Cycles
ADC dst, src	$dst \gets dst + src + C$	r	r	12	*	*	*	*	0	*	2	3
	-	r	lr	13	•						2	4
	-	R	R	14	•						3	3
	-	R	IR	15	•						3	4
	-	R	IM	16	•						3	3
	-	IR	IM	17	•						3	4
ADCX dst, sro	$dst \leftarrow dst + src + C$	ER	ER	18	*	*	*	*	0	*	4	3
	-	ER	IM	19	•						4	3
ADD dst, src	$dst \gets dst + src$	r	r	02	*	*	*	*	0	*	2	3
	-	r	lr	03	•						2	4
	-	R	R	04	•						3	3
	-	R	IR	05	•						3	4
	-	R	IM	06	•						3	3
		IR	IM	07	•						3	4
ADDX dst, sro	$dst \leftarrow dst + src$	ER	ER	08	*	*	*	*	0	*	4	3
	-	ER	IM	09	•						4	3

## Table 133. eZ8 CPU Instruction Summary



Assombly		Address Mode		Oncode(s)			Fla	ıgs		Fetch	Inetr	
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Ζ	S	V	D	н	Cycles	Cycles
RRC dst		R		C0	*	*	*	*	-	-	2	2
	► <u>D7D6D5D4D3D2D1D0</u> ► C dst	IR		C1							2	3
SBC dst, src	$dst \leftarrow dst - src - C$	r	r	32	*	*	*	*	1	*	2	3
	-	r	lr	33							2	4
	-	R	R	34							3	3
	-	R	IR	35							3	4
	-	R	IM	36							3	3
	-	IR	IM	37							3	4
SBCX dst, sro	$dst \leftarrow dst - src - C$	ER	ER	38	*	*	*	*	1	*	4	3
	-	ER	IM	39							4	3
SCF	C ← 1			DF	1	-	-	-	-	-	1	2
SRA dst	<u>.</u>	R		D0	*	*	*	0	-	-	2	2
	D7_D6_D5_D4_D3_D2_D1_D0 → Cdst	IR		D1							2	3
SRL dst	) → D7 D6 D5 D4 D3 D2 D1 D0 → C	R		1F C0	*	*	0	*	-	-	3	2
	dst	IR		1F C1							3	3
SRP src	$RP \leftarrow src$		IM	01	-	-	-	-	-	-	2	2
STOP	STOP Mode			6F	-	-	-	-	-	-	1	2
SUB dst, src	$dst \gets dst - src$	r	r	22	*	*	*	*	1	*	2	3
	_	r	lr	23							2	4
	_	R	R	24							3	3
	_	R	IR	25							3	4
	_	R	IM	26							3	3
	-	IR	IM	27							3	4
SUBX dst, sro	$dst \leftarrow dst - src$	ER	ER	28	*	*	*	*	1	*	4	3
		ER	IM	29							4	3

## Table 133. eZ8 CPU Instruction Summary (Continued)