



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	60
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	80-BQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f4823ft020sc

# Z8 Encore! XP<sup>®</sup> 64K Series Flash Microcontrollers Product Specification



nformation Area
Register File Address Map 2
Control Register Summary
Reset and Stop Mode Recovery
Overview       4         Reset Types       4         Reset Sources       4         Power-On Reset       4         Voltage Brownout Reset       5         Watchdog Timer Reset       5         External Pin Reset       5         On-Chip Debugger Initiated Reset       5         Stop Mode Recovery       5         Stop Mode Recovery Using Watchdog Timer Time-Out       5
Stop Mode Recovery Using a GPIO Port Pin Transition HALT 5
Low-Power Modes
Overview         5           STOP Mode         5           HALT Mode         5
General-Purpose I/O
Overview         5           GPIO Port Availability By Device         5           Architecture         5           GPIO Alternate Functions         5           GPIO Interrupts         6           GPIO Control Register Definitions         6
Port A–H Address Registers 6 Port A–H Control Registers 6 Port A–H Input Data Registers 6 Port A–H Output Data Register 6
nterrupt Controller
Overview       6         Interrupt Vector Listing       6         Architecture       6         Operation       6

PS019919-1207 Table of Contents

# Z8 Encore! XP<sup>®</sup> 64K Series Flash Microcontrollers Product Specification



Flash Status Register	90
Flash Sector Protect Register	
Flash Frequency High and Low Byte Registers	
Option Bits	
Overview	
Operation	
Option Bit Configuration By Reset	
Option Bit Address Space	
Flash Memory Address 0000H	
Flash Memory Address 0001H	91
On-Chip Debugger 19	99
Overview	99
Architecture	99
Operation	
OCD Interface	
DEBUG Mode 20	
OCD Data Format	
OCD Auto-Baud Detector/Generator	
OCD Serial Errors	
Breakpoints	
On-Chip Debugger Commands	
OCD Control Register	
OCD Status Register	
-	
On-Chip Oscillator	
Overview	
Operating Modes	
Crystal Oscillator Operation	
Oscillator Operation with an External RC Network	13
Electrical Characteristics	15
Absolute Maximum Ratings	15
DC Characteristics	17

PS019919-1207 Table of Contents

# Z8 Encore! XP<sup>®</sup> 64K Series Flash Microcontrollers **Product Specification**



v
^

General-Purpose I/O Port Output Timing
On-Chip Debugger Timing
SPI Master Mode Timing
SPI Slave Mode Timing
I2C Timing
UART Timing
eZ8 <sup>™</sup> CPU Instruction Set24 <sup>∕</sup>
Assembly Language Programming Introduction
Assembly Language Syntax 242
eZ8 CPU Instruction Notation 242
Condition Codes
eZ8 CPU Instruction Classes
eZ8 CPU Instruction Summary 250
Flags Register
Opcode Maps
Packaging 268
Ordering Information
Part Number Suffix Designations
Index 277
Customer Support

PS019919-1207 **Table of Contents**  The eZ8 CPU features include:

- Direct register-to-register architecture allows each register to function as an accumulator, improving execution time and decreasing the required Program Memory
- Software stack allows much greater depth in subroutine calls and interrupts than hardware stacks
- Compatible with existing Z8 code
- Expanded internal Register File allows access of up to 4 KB
- New instructions improve execution efficiency for code developed using higher-level programming languages, including C
- Pipelined instruction fetch and execution
- New instructions for improved performance including BIT, BSWAP, BTJ, CPC, LDC, LDCI, LEA, MULT, and SRL
- New instructions support 12-bit linear addressing of the Register File
- Up to 10 MIPS operation
- C-Compiler friendly
- 2 to 9 clock cycles per instruction

For more information on the eZ8 CPU, refer to  $eZ8^{TM}$  CPU Core User Manual (UM0128) available for download at <a href="https://www.zilog.com">www.zilog.com</a>.

## **General-Purpose Input/Output**

The 64K Series features seven 8-bit ports (Ports A-G) and one 4-bit port (Port H) for general-purpose input/output (GPIO). Each pin is individually programmable. All ports (except B and H) support 5 V-tolerant inputs.

#### Flash Controller

The Flash Controller programs and erases the Flash memory.

## 10-Bit Analog-to-Digital Converter

The Analog-to-Digital Converter converts an analog input signal to a 10-bit binary number. The ADC accepts inputs from up to 12 different analog input sources.

#### **UARTs**

Each UART is full-duplex and capable of handling asynchronous data transfers. The UARTs support 8- and 9-bit data modes, selectable parity, and an efficient bus transceiver Driver Enable signal for controlling a multi-transceiver bus, such as RS-485.

PS019919-1207 Introduction

 $I^2C$ 

The I<sup>2</sup>C controller makes the Z8 Encore! XP compatible with the I<sup>2</sup>C protocol. The I<sup>2</sup>C controller consists of two bidirectional bus lines, a serial data (SDA) line and a serial clock (SCL) line.

## **Serial Peripheral Interface**

The serial peripheral interface allows the Z8 Encore! XP to exchange data between other peripheral devices such as EEPROMs, A/D converters and ISDN devices. The SPI is a full-duplex, synchronous, character-oriented channel that supports a four-wire interface.

#### **Timers**

Up to four 16-bit reloadable timers can be used for timing/counting events or for motor control operations. These timers provide a 16-bit programmable reload counter and operate in One-Shot, Continuous, Gated, Capture, Compare, Capture and Compare, and PWM modes. Only 3 timers (Timers 0-2) are available in the 44-pin packages.

## **Interrupt Controller**

The 64K Series products support up to 24 interrupts. These interrupts consist of 12 internal and 12 GPIO pins. The interrupts have 3 levels of programmable interrupt priority.

#### **Reset Controller**

The Z8 Encore! can be reset using the RESET pin, Power-On Reset, Watchdog Timer, STOP mode exit, or Voltage Brownout (VBO) warning signal.


## On-Chip Debugger

The Z8 Encore! XP features an integrated On-Chip Debugger. The OCD provides a rich set of debugging capabilities, such as reading and writing registers, programming the Flash, setting breakpoints and executing code. A single-pin interface provides communication to the OCD.

#### **DMA Controller**

The 64K Series features three channels of DMA. Two of the channels are for register RAM to and from I/O operations. The third channel automatically controls the transfer of data from the ADC to the memory.

PS019919-1207 Introduction



**Port C Control Port D Output Data** PCCTL (FD9H - Read/Write) PDOUT (FDFH - Read/Write) D7|D6|D5|D4|D3|D2|D1|D0| D7 D6 D5 D4 D3 D2 D1 D0 Port C Control[7:0] Port D Output Data [7:0] Provides Access to Port Sub-Registers **Port E Address** PEADDR (FE0H - Read/Write) **Port C Input Data** D7 D6 D5 D4 D3 D2 D1 D0 PCIN (FDAH - Read Only) Port E Address[7:0] Selects Port Sub-Registers: D7 D6 D5 D4 D3 D2 D1 D0 00H = No function Port C Input Data [7:0] 01H = Data direction 02H = Alternate function 03H = Output control (open-drain) 04H = High drive enable 05H = Stop Mode Recovery enable **Port C Output Data** PCOUT (FDBH - Read/Write) 06H-FFH = No function D7 D6 D5 D4 D3 D2 D1 D0 Port C Output Data [7:0] **Port E Control** PECTL (FE1H - Read/Write) D7 D6 D5 D4 D3 D2 D1 D0 **Port D Address** PDADDR (FDCH - Read/Write) Port E Control[7:0] D7 D6 D5 D4 D3 D2 D1 D0 Provides Access to Port Sub-Registers Port D Address[7:0] Selects Port Sub-Registers: 00H = No function 01H = Data direction **Port E Input Data** 02H = Alternate function 03H = Output control (open-drain) PEIN (FE2H - Read Only) D7 D6 D5 D4 D3 D2 D1 D0 04H = High drive enable 05H = Stop Mode Recovery enable 06H-FFH = No function Port E Input Data [7:0] Port D Control Port E Output Data PDCTL (FDDH - Read/Write) PEOUT (FE3H - Read/Write) D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 Port D Control[7:0] Port E Output Data [7:0] Provides Access to Port Sub-Registers **Port F Address** PFADDR (FE4H - Read/Write) **Port D Input Data** D7 D6 D5 D4 D3 D2 D1 D0 PDIN (FDE H- Read Only) D7 D6 D5 D4 D3 D2 D1 D0 Port F Address[7:0] Selects Port Sub-Registers: 00H = No function Port D Input Data [7:0] 01H = Data direction 02H = Alternate function 03H = Output control (open-drain) 04H = High drive enable 05H = Stop Mode Recovery enable 06H-FFH = No function




Figure 8. Power-On Reset Operation

### **Voltage Brownout Reset**

The devices in the 64K Series provide low Voltage Brownout protection. The VBO circuit senses when the supply voltage drops to an unsafe level (below the VBO threshold voltage) and forces the device into the Reset state. While the supply voltage remains below the Power-On Reset voltage threshold ( $V_{POR}$ ), the VBO block holds the device in the Reset state.

After the supply voltage again exceeds the Power-On Reset voltage threshold, the devices progress through a full system reset sequence, as described in the Power-On Reset section. Following Power-On Reset, the POR status bit in the Watchdog Timer Control (WDTCTL) register is set to 1. Figure 9 displays Voltage Brownout operation. For the VBO and POR threshold voltages ( $V_{VBO}$  and  $V_{POR}$ ), see Electrical Characteristics on page 215.

The Voltage Brownout circuit can be either enabled or disabled during STOP mode. Operation during STOP mode is set by the VBO\_AO Option Bit. For information on configuring VBO\_AO, see Option Bits page 195.

# **General-Purpose I/O**

### **Overview**

The 64K Series products support a maximum of seven 8-bit ports (Ports A–G) and one 4-bit port (Port H) for general-purpose input/output (GPIO) operations. Each port consists of control and data registers. The GPIO control registers are used to determine data direction, open-drain, output drive current and alternate pin functions. Each port pin is individually programmable. All ports (except B and H) support 5 V-tolerant inputs.

# **GPIO Port Availability By Device**

Table 11 lists the port pins available with each device and package type.

Table 11. Port Availability by Device and Package Type

Device	Packages	Port A	Port B	Port C	Port D	Port E	Port F	Port G	Port H
Z8X1621	40-pin	[7:0]	[7:0]	[6:0]	[6:3, 1:0]	-	-	-	-
Z8X1621	44-pin	[7:0]	[7:0]	[7:0]	[6:0]	-	-	-	-
Z8X1622	64- and 68-pin	[7:0]	[7:0]	[7:0]	[7:0]	[7:0]	[7]	[3]	[3:0]
Z8X2421	40-pin	[7:0]	[7:0]	[6:0]	[6:3, 1:0]	-	-	-	-
Z8X2421	44-pin	[7:0]	[7:0]	[7:0]	[6:0]	-	-	-	-
Z8X2422	64- and 68-pin	[7:0]	[7:0]	[7:0]	[7:0]	[7:0]	[7]	[3]	[3:0]
Z8X3221	40-pin	[7:0]	[7:0]	[6:0]	[6:3, 1:0]	-	-	-	-
Z8X3221	44-pin	[7:0]	[7:0]	[7:0]	[6:0]	-	-	-	-
Z8X3222	64- and 68-pin	[7:0]	[7:0]	[7:0]	[7:0]	[7:0]	[7]	[3]	[3:0]
Z8X4821	40-pin	[7:0]	[7:0]	[6:0]	[6:3, 1:0]	-	-	-	-
Z8X4821	44-pin	[7:0]	[7:0]	[7:0]	[6:0]	-	-	-	-
Z8X4822	64- and 68-pin	[7:0]	[7:0]	[7:0]	[7:0]	[7:0]	[7]	[3]	[3:0]

PS019919-1207 General-Purpose I/O

zilog

## Port A-H Data Direction Sub-Registers

The Port A–H Data Direction sub-register is accessed through the Port A–H Control register by writing 01H to the Port A–H Address register (Table 16).

Table 16. Port A-H Data Direction Sub-Registers

BITS	7	6	5	4	3	2	1	0		
FIELD	DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD0		
RESET		1								
R/W		R/W								
ADDR	If 01H in Port A–H Address Register, accessible through Port A–H Control Register									

DD[7:0]—Data Direction

These bits control the direction of the associated port pin. Port Alternate Function operation overrides the Data Direction register setting.

- 0 = Output. Data in the Port A–H Output Data register is driven onto the port pin.
- 1 = Input. The port pin is sampled and the value written into the Port A–H Input Data Register. The output driver is tri-stated.

## Port A-H Alternate Function Sub-Registers

The Port A–H Alternate Function sub-register (Table 17) is accessed through the Port A-H Control register by writing 02H to the Port A-H Address register. The Port A-H Alternate Function sub-registers select the alternate functions for the selected pins. To determine the alternate function associated with each port pin, see GPIO Alternate Functions on page 59.



**Caution:** Do not enable alternate function for GPIO port pins which do not have an associated alternate function. Failure to follow this guideline may result in unpredictable operation.

Table 17. Port A–H Alternate Function Sub-Registers

BITS	7	6	5	4	3	2	1	0	
FIELD	AF7	AF6	AF5	AF4	AF3	AF2	AF1	AF0	
RESET	0								
R/W		R/W							
ADDR	If 02F	l in Port A-l	H Address R	egister, acce	essible throu	gh Port A-F	l Control Re	gister	

PS019919-1207 General-Purpose I/O

#### **Architecture**

Figure 11 displays a block diagram of the interrupt controller.




Figure 11. Interrupt Controller Block Diagram

## **Operation**

## **Master Interrupt Enable**

The master interrupt enable bit (IRQE) in the Interrupt Control register globally enables and disables interrupts.

Interrupts are globally enabled by any of the following actions:

- Executing an Enable Interrupt (EI) instruction.
- Executing an Return from Interrupt (IRET) instruction.
- Writing a 1 to the IRQE bit in the Interrupt Control register.

Interrupts are globally disabled by any of the following actions:

- Execution of a Disable Interrupt (DI) instruction.
- eZ8 CPU acknowledgement of an interrupt service request from the interrupt controller.
- Writing a 0 to the IRQE bit in the Interrupt Control register.
- Reset.

PS019919-1207 Interrupt Controller

Table 29. IRQ0 Enable Low Bit Register (IRQ0ENL)

BITS	7	6	5	4	3	2	1	0		
FIELD	T2ENL	T1ENL	T0ENL	U0RENL	U0TENL	I2CENL	SPIENL	ADCENL		
RESET	0									
R/W	R/W									
ADDR		FC2H								

T2ENL—Timer 2 Interrupt Request Enable Low Bit

T1ENL—Timer 1 Interrupt Request Enable Low Bit

T0ENL—Timer 0 Interrupt Request Enable Low Bit

U0RENL—UART 0 Receive Interrupt Request Enable Low Bit

U0TENL—UART 0 Transmit Interrupt Request Enable Low Bit

I2CENL—I<sup>2</sup>C Interrupt Request Enable Low Bit

SPIENL—SPI Interrupt Request Enable Low Bit

ADCENL—ADC Interrupt Request Enable Low Bit

# IRQ1 Enable High and Low Bit Registers

The IRQ1 Enable High and Low Bit registers (see Table 31 and Table 32 on page 76) form a priority encoded enabling for interrupts in the Interrupt Request 1 register. Priority is generated by setting bits in each register. Table 30 describes the priority control for IRQ1.

Table 30. IRQ1 Enable and Priority Encoding

IRQ1ENH[x]	IRQ1ENL[x]	Priority	Description
0	0	Disabled	Disabled
0	1	Level 1	Low
1	0	Level 2	Nominal
1	1	Level 3	High

**Note:** where *x* indicates the register bits from 0 through 7.

PS019919-1207 Interrupt Controller

88

Follow the steps below for configuring a timer for COMPARE mode and initiating the count:

- 1. Write to the Timer Control 1 register to:
  - Disable the timer
  - Configure the timer for COMPARE mode
  - Set the prescale value
  - Set the initial logic level (High or Low) for the Timer Output alternate function, if desired
- 2. Write to the Timer High and Low Byte registers to set the starting count value.
- 3. Write to the Timer Reload High and Low Byte registers to set the Compare value.
- 4. If desired, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 5. If using the Timer Output function, configure the associated GPIO port pin for the Timer Output alternate function.
- 6. Write to the Timer Control 1 register to enable the timer and initiate counting.

In COMPARE mode, the system clock always provides the timer input. The Compare time is given by the following equation:

COMPARE Mode Time (s) = 
$$\frac{\text{(Compare Value - Start Value)} \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$$

#### **GATED Mode**

In GATED mode, the timer counts only when the Timer Input signal is in its active state (asserted), as determined by the TPOL bit in the Timer Control 1 register. When the Timer Input signal is asserted, counting begins. A timer interrupt is generated when the Timer Input signal is deasserted or a timer reload occurs. To determine if a Timer Input signal deassertion generated the interrupt, read the associated GPIO input value and compare to the value stored in the TPOL bit.

The timer counts up to the 16-bit Reload value stored in the Timer Reload High and Low Byte registers. The timer input is the system clock. When reaching the Reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes (assuming the Timer Input signal is still asserted). Also, if the Timer Output alternate function is enabled, the Timer Output pin changes state (from Low to High or from High to Low) at timer reset.

Follow the steps below for configuring a timer for GATED mode and initiating the count:

- 1. Write to the Timer Control 1 register to:
  - Disable the timer
  - Configure the timer for GATED mode

PS019919-1207 Timers

# Watchdog Timer

#### Overview

The Watchdog Timer (WDT) helps protect against corrupt or unreliable software, power faults, and other system-level problems which may place the Z8 Encore! XP into unsuitable operating states. The features of Watchdog Timer include:

- On-chip RC oscillator.
- A selectable time-out response.
- WDT Time-out response: Reset or interrupt.
- 24-bit programmable time-out value.

# **Operation**

The Watchdog Timer (WDT) is a retriggerable one-shot timer that resets or interrupts the 64K Series devices when the WDT reaches its terminal count. The Watchdog Timer uses its own dedicated on-chip RC oscillator as its clock source. The Watchdog Timer has only two modes of operation—ON and OFF. Once enabled, it always counts and must be refreshed to prevent a time-out. An enable can be performed by executing the WDT instruction or by setting the WDT\_AO Option Bit. The WDT\_AO bit enables the Watchdog Timer to operate all the time, even if a WDT instruction has not been executed.

The Watchdog Timer is a 24-bit reloadable downcounter that uses three 8-bit registers in the eZ8<sup>TM</sup> CPU register space to set the reload value. The nominal WDT time-out period is given by the following equation:

WDT Time-out Period (ms) = 
$$\frac{\text{WDT Reload Value}}{10}$$

where the WDT reload value is the decimal value of the 24-bit value given by {WDTU[7:0], WDTH[7:0], WDTL[7:0]} and the typical Watchdog Timer RC oscillator frequency is 10 kHz. The Watchdog Timer cannot be refreshed once it reaches 000002H. The WDT Reload Value must not be set to values below 000004H. Table 47 provides information on approximate time-out delays for the minimum and maximum WDT reload values.

PS019919-1207 Watchdog Timer




Figure 23. SPI Configured as a Master in a Single Master, Multiple Slave System




Figure 24. SPI Configured as a Slave

# **Operation**

The SPI is a full-duplex, synchronous, character-oriented channel that supports a four-wire interface (serial clock, transmit, receive and Slave select). The SPI block consists of a transmit/receive shift register, a Baud Rate (clock) Generator and a control unit.

## **SPI Status Register**

The SPI Status register (Table 65) indicates the current state of the SPI. All bits revert to their reset state if the SPIEN bit in the SPICTL register = 0.

## Table 65. SPI Status Register (SPISTAT)

BITS	7	6	5	4	3	2	1	0
FIELD	IRQ	OVR	COL	ABT	Res	erved	TXST	SLAS
RESET	0 1							
R/W	R/W* R							
ADDR	F62H							
Note: R/W* = Read access. Write a 1 to clear the bit to 0.								

#### IRQ—Interrupt Request

If SPIEN = 1, this bit is set if the STR bit in the SPICTL register is set, or upon completion of an SPI master or slave transaction. This bit does not set if SPIEN = 0 and the SPI Baud Rate Generator is used as a timer to generate the SPI interrupt.

0 = No SPI interrupt request pending.

1 = SPI interrupt request is pending.

#### OVR—Overrun

0 = An overrun error has not occurred.

1 = An overrun error has been detected.

#### COL—Collision

0 = A multi-master collision (mode fault) has not occurred.

1 = A multi-master collision (mode fault) has been detected.

#### ABT—Slave mode transaction abort

This bit is set if the SPI is configured in slave mode, a transaction is occurring and  $\overline{SS}$  deasserts before all bits of a character have been transferred as defined by the NUMBITS field of the SPIMODE register. The IRQ bit also sets, indicating the transaction has completed.

0 = A slave mode transaction abort has not occurred.

1 = A slave mode transaction abort has been detected.

Reserved—Must be 0.

#### TXST—Transmit Status

0 = No data transmission currently in progress.

1 = Data transmission currently in progress.

SLAS—Slave Select

If SPI enabled as a Slave,

## Oscillator Operation with an External RC Network

The External RC oscillator mode is applicable to timing insensitive applications. Figure 41 displays a recommended configuration for connection with an external resistor-capacitor (RC) network.




Figure 41. Connecting the On-Chip Oscillator to an External RC Network

An external resistance value of 45 k $\Omega$  is recommended for oscillator operation with an external RC network. The minimum resistance value to ensure operation is 40 k $\Omega$ . The typical oscillator frequency can be estimated from the values of the resistor (R in k $\Omega$ ) and capacitor (C in pF) elements using the following equation:

Oscillator Frequency (kHz) = 
$$\frac{1 \times 10^{6}}{(0.4 \times R \times C) + (4 \times C)}$$

Figure 42 displays the typical (3.3 V and 25 °C) oscillator frequency as a function of the capacitor (C in pF) employed in the RC network assuming a 45 k $\Omega$  external resistor. For very small values of C, the parasitic capacitance of the oscillator XIN pin and the printed circuit board should be included in the estimation of the oscillator frequency.

It is possible to operate the RC oscillator using only the parasitic capacitance of the package and printed circuit board. To minimize sensitivity to external parasitics, external capacitance values in excess of 20 pF are recommended.

PS019919-1207 On-Chip Oscillator

231

# **AC Characteristics**

The section provides information on the AC characteristics and timing. All AC timing information assumes a standard load of 50 pF on all outputs. Table 113 lists the 64K Series AC characteristics and timing.

#### **Table 113. AC Characteristics**

		V <sub>DD</sub> = 3.0–3.6V T <sub>A</sub> = -40 °C to 125 °C			
Symbol	Parameter	Minimum	Maximum	Units	Conditions
F <sub>sysclk</sub>	System Clock Frequency	_	20.0	MHz	Read-only from Flash memory.
		0.032768	20.0	MHz	Program or erasure of the Flash memory.
F <sub>XTAL</sub>	Crystal Oscillator Frequency	0.032768	20.0	MHz	System clock frequencies below the crystal oscillator minimum require an external clock driver.
T <sub>XIN</sub>	Crystal Oscillator Clock Period	50	_	ns	T <sub>CLK</sub> = 1/F <sub>sysclk</sub>
T <sub>XINH</sub>	System Clock High Time	20		ns	
T <sub>XINL</sub>	System Clock Low Time	20		ns	
T <sub>XINR</sub>	System Clock Rise Time	_	3	ns	T <sub>CLK</sub> = 50 ns. Slower rise times can be tolerated with longer clock periods.
T <sub>XINF</sub>	System Clock Fall Time	_	3	ns	T <sub>CLK</sub> = 50 ns. Slower fall times can be tolerated with longer clock periods.

PS019919-1207 Electrical Characteristics

**Table 123. Additional Symbols** 

Definition
Destination Operand
Source Operand
Indirect Address Prefix
Stack Pointer
Program Counter
Flags Register
Register Pointer
Immediate Operand Prefix
Binary Number Suffix
Hexadecimal Number Prefix
Hexadecimal Number Suffix

Assignment of a value is indicated by an arrow. For example,

$$dst \leftarrow dst + src$$

indicates the source data is added to the destination data and the result is stored in the destination location.

### **Condition Codes**

The C, Z, S and V Flags control the operation of the conditional jump (JP cc and JR cc) instructions. Sixteen frequently useful functions of the Flag settings are encoded in a 4-bit field called the condition code (cc), which forms Bits 7:4 of the conditional jump instructions. The condition codes are summarized in Table 124. Some binary condition codes can be created using more than one assembly code mnemonic. The result of the Flag test operation decides if the conditional jump is executed.

**Table 124. Condition Codes** 

Binary	Hex	Assembly Mnemonic	Definition	Flag Test Operation
0000	0	F	Always False	-
0001	1	LT	Less Than	(S XOR V) = 1
0010	2	LE	Less Than or Equal	(Z OR (S XOR V)) = 1

eZ8<sup>™</sup> CPU Instruction Set PS019919-1207



257

Table 133. eZ8 CPU Instruction Summary (Continued)

Assembly		Address Mode		— Opcode(s)			Fla	ags	– Fetch	Instr.		
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Z	S	٧	D	Н	Cycles	
SWAP dst	$dst[7:4] \leftrightarrow dst[3:0]$	R		F0	Χ	*	*	Χ	-	-	2	2
	-	IR		F1	•						2	3
TCM dst, src	(NOT dst) AND src	r	r	62	-	*	*	0	-	-	2	3
	-	r	lr	63	•						2	4
	-	R	R	64	•						3	3
	-	R	IR	65	•						3	4
	-	R	IM	66	•						3	3
	-	IR	IM	67	•						3	4
TCMX dst, src (NOT dst) AND src		ER	ER	68	-	*	*	0	-	-	4	3
	-	ER	IM	69	•						4	3
TM dst, src	dst AND src	r	r	72	-	*	*	0	-	-	2	3
	-	r	lr	73	•						2	4
	-	R	R	74	•						3	3
	-	R	IR	75	•						3	4
	-	R	IM	76	•						3	3
	-	IR	IM	77	•						3	4
TMX dst, src	dst AND src	ER	ER	78	-	*	*	0	-	-	4	3
	-	ER	IM	79	•						4	3
TRAP Vector	$SP \leftarrow SP - 2$ $@SP \leftarrow PC$ $SP \leftarrow SP - 1$ $@SP \leftarrow FLAGS$ $PC \leftarrow @Vector$		Vector	F2	-	-	-	-	-	-	2	6
WDT				5F	-	-	-	-	-	-	1	2

PS019919-1207 eZ8<sup>™</sup> CPU Instruction Set