



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	46
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f6422ar020sc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Master Interrupt Enable 69
Interrupt Vectors and Priority 70
Interrupt Assertion
Software Interrupt Assertion
Interrupt Control Register Definitions
Interrupt Request 0 Register 71
Interrupt Request 1 Register 72
Interrupt Request 2 Register 73
IRQ0 Enable High and Low Bit Registers
IRQ1 Enable High and Low Bit Registers
IRQ2 Enable High and Low Bit Registers
Interrupt Edge Select Register
Interrupt Port Select Register
Interrupt Control Register
Timers
Overview
Architecture
Operation
Timer Operating Modes
Reading the Timer Count Values
Timer Output Signal Operation
Timer Control Register Definitions
Timer 0-3 High and Low Byte Registers
Timer Reload High and Low Byte Registers
Timer 0-3 PWM High and Low Byte Registers
Timer 0-3 Control 0 Registers
Timer 0-3 Control 1 Registers
<b>v</b>
Watchdog Timer
Overview
Operation
Watchdog Timer Refresh 98
Watchdog Timer Time-Out Response    98
Watchdog Timer Reload Unlock Sequence
Watchdog Timer Control Register Definitions
Watchdog Timer Control Register 100
Watchdog Timer Reload Upper, High and Low Byte Registers 101



General-Purpose I/O Port Output Timing	233
On-Chip Debugger Timing	234
SPI Master Mode Timing 2	235
SPI Slave Mode Timing 2	236
I2C Timing	237
UART Timing	238
eZ8 <sup>™</sup> CPU Instruction Set	241
Assembly Language Programming Introduction	241
Assembly Language Syntax 2	242
eZ8 CPU Instruction Notation 2	242
Condition Codes	244
eZ8 CPU Instruction Classes	245
eZ8 CPU Instruction Summary 2	
Flags Register	259
Opcode Maps	261
Packaging	265
Ordering Information	270
Part Number Suffix Designations	275
Index	277
Customer Support	287

# zilog

## **Manual Objectives**

This Product Specification provides detailed operating information for the Flash devices within Zilog's Z8 Encore! XP<sup>®</sup> 64K Series Flash Microcontrollers Microcontroller (MCU) products. Within this document, the Z8F642x, Z8F482x, Z8F322x, Z8F242x, and Z8F162x devices are referred to collectively as the Z8 Encore! XP<sup>®</sup> 64K Series Flash Microcontrollers unless specifically stated otherwise.

#### **About This Manual**

Zilog<sup>®</sup> recommends that you read and understand everything in this manual before setting up and using the product. However, we recognize that there are different styles of learning. Therefore, we have designed this Product Specification to be used either as a *how to* procedural manual or a reference guide to important data.

#### Intended Audience

This document is written for Zilog customers who are experienced at working with microcontrollers, integrated circuits, or printed circuit assemblies.

#### **Manual Conventions**

The following assumptions and conventions are adopted to provide clarity and ease of use:

#### **Courier Typeface**

Commands, code lines and fragments, bits, equations, hexadecimal addresses, and various executable items are distinguished from general text by the use of the Courier typeface. Where the use of the font is not indicated, as in the Index, the name of the entity is presented in upper case.

• Example: FLAGS[1] is smrf.

#### **Hexadecimal Values**

Hexadecimal values are designated by uppercase *H* suffix and appear in the Courier typeface.

• Example: R1 is set to F8H.

#### **Brackets**

The square brackets, [], indicate a register or bus.

• Example: For the register R1[7:0], R1 is an 8-bit register, R1[7] is the most significant bit, and R1[0] is the least significant bit.






Figure 6. Z8 Encore! XP 64K Series Flash Microcontrollers in 68-Pin Plastic Leaded Chip Carrier (PLCC)



#### Port A–H Data Direction Sub-Registers

The Port A–H Data Direction sub-register is accessed through the Port A–H Control register by writing 01H to the Port A–H Address register (Table 16).

#### Table 16. Port A–H Data Direction Sub-Registers

BITS	7	6	5	4	3	2	1	0		
FIELD	DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD0		
RESET		1								
R/W		R/W								
ADDR	lf 01F	I in Port A–I	H Address R	egister, acce	essible throu	igh Port A–⊦	I Control Re	gister		

DD[7:0]—Data Direction

These bits control the direction of the associated port pin. Port Alternate Function operation overrides the Data Direction register setting.

- 0 = Output. Data in the Port A–H Output Data register is driven onto the port pin.
- 1 = Input. The port pin is sampled and the value written into the Port A–H Input Data Register. The output driver is tri-stated.

#### Port A–H Alternate Function Sub-Registers

The Port A–H Alternate Function sub-register (Table 17) is accessed through the Port A–H Control register by writing 02H to the Port A–H Address register. The Port A–H Alternate Function sub-registers select the alternate functions for the selected pins. To determine the alternate function associated with each port pin, see GPIO Alternate Functions on page 59.

**Caution:** Do not enable alternate function for GPIO port pins which do not have an associated alternate function. Failure to follow this guideline may result in unpredictable operation.

#### Table 17. Port A–H Alternate Function Sub-Registers

BITS	7	6	5	4	3	2	1	0		
FIELD	AF7	AF6	AF5	AF4	AF3	AF2	AF1	AF0		
RESET		0								
R/W		R/W								
ADDR	lf 02⊦	l in Port A–ł	H Address R	egister, acce	essible throu	igh Port A–⊦	I Control Re	gister		

63



T1I—Timer 1 Interrupt Request

0 = No interrupt request is pending for Timer 1.

1 = An interrupt request from Timer 1 is awaiting service.

T0I—Timer 0 Interrupt Request

0 = No interrupt request is pending for Timer 0.

1 = An interrupt request from Timer 0 is awaiting service.

U0RXI—UART 0 Receiver Interrupt Request

0 = No interrupt request is pending for the UART 0 receiver.

1 = An interrupt request from the UART 0 receiver is awaiting service.

U0TXI-UART 0 Transmitter Interrupt Request

0 = No interrupt request is pending for the UART 0 transmitter.

1 = An interrupt request from the UART 0 transmitter is awaiting service.

I<sup>2</sup>CI— I<sup>2</sup>C Interrupt Request

0 = No interrupt request is pending for the I<sup>2</sup>C.

1 = An interrupt request from the I<sup>2</sup>C is awaiting service.

SPII—SPI Interrupt Request

0 = No interrupt request is pending for the SPI.

1 = An interrupt request from the SPI is awaiting service.

ADCI—ADC Interrupt Request

0 = No interrupt request is pending for the Analog-to-Digital Converter.

1 = An interrupt request from the Analog-to-Digital Converter is awaiting service.

#### Interrupt Request 1 Register

The Interrupt Request 1 (IRQ1) register (Table 25) stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ1 register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 1 register to determine if any interrupt requests are pending.

BITS	7	6	5	4	3	2	1	0		
FIELD	PAD7I	PAD6I	PAD5I	PAD4I	PAD3I	PAD2I	PAD1I	PAD0I		
RESET		0								
R/W		R/W								
ADDR				FC	3H					

Table 25.	Interrupt	<b>Request 1</b>	Register	(IRQ1)
-----------	-----------	------------------	----------	--------



PADxI—Port A or Port D Pin x Interrupt Request

0 = No interrupt request is pending for GPIO Port A or Port D pin *x*.

1 = An interrupt request from GPIO Port A or Port D pin x is awaiting service.

where *x* indicates the specific GPIO Port pin number (0 through 7). For each pin, only 1 of either Port A or Port D can be enabled for interrupts at any one time. Port selection (A or D) is determined by the values in the Interrupt Port Select Register.

#### Interrupt Request 2 Register

The Interrupt Request 2 (IRQ2) register (Table 26) stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ2 register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 1 register to determine if any interrupt requests are pending.

BITS	7	6	5	4	3	2	1	0	
FIELD	T3I	U1RXI	U1TXI	DMAI	PC3I	PC2I	PC1I	PC0I	
RESET		0							
R/W		R/W							
ADDR				FC	6H				

Table 26. Interrupt Request 2 Register (IRQ2)

T3I—Timer 3 Interrupt Request

0 = No interrupt request is pending for Timer 3.

1 = An interrupt request from Timer 3 is awaiting service.

U1RXI—UART 1 Receive Interrupt Request

0 = No interrupt request is pending for the UART1 receiver.

1 = An interrupt request from UART1 receiver is awaiting service.

U1TXI-UART 1 Transmit Interrupt Request

0 = No interrupt request is pending for the UART 1 transmitter.

1 = An interrupt request from the UART 1 transmitter is awaiting service.

DMAI—DMA Interrupt Request

0 = No interrupt request is pending for the DMA.

1 = An interrupt request from the DMA is awaiting service.

PCxI—Port C Pin x Interrupt Request

0 = No interrupt request is pending for GPIO Port C pin x.

1 = An interrupt request from GPIO Port C pin x is awaiting service.

# zilog ,

#### Table 33. IRQ2 Enable and Priority Encoding (Continued)

IRQ2ENH[x]	IRQ2ENL[x]	Priority	Description
1	1	Level 3	High

**Note:** where *x* indicates the register bits from 0 through 7.

#### Table 34. IRQ2 Enable High Bit Register (IRQ2ENH)

BITS	7	6	5	4	3	2	1	0		
FIELD	T3ENH	U1RENH	U1TENH	DMAENH	C3ENH	C2ENH	C1ENH	C0ENH		
RESET		0								
R/W		R/W								
ADDR				FC	7H					

T3ENH—Timer 3 Interrupt Request Enable High Bit U1RENH—UART 1 Receive Interrupt Request Enable High Bit U1TENH—UART 1 Transmit Interrupt Request Enable High Bit DMAENH—DMA Interrupt Request Enable High Bit C3ENH—Port C3 Interrupt Request Enable High Bit C2ENH—Port C2 Interrupt Request Enable High Bit C1ENH—Port C1 Interrupt Request Enable High Bit C0ENH—Port C0 Interrupt Request Enable High Bit

#### Table 35. IRQ2 Enable Low Bit Register (IRQ2ENL)

BITS	7	6	5	4	3	2	1	0		
FIELD	T3ENL	U1RENL	U1TENL	DMAENL	C3ENL	C2ENL	C1ENL	C0ENL		
RESET		0								
R/W		R/W								
ADDR				FC	8H					

T3ENL—Timer 3 Interrupt Request Enable Low Bit U1RENL—UART 1 Receive Interrupt Request Enable Low Bit U1TENL—UART 1 Transmit Interrupt Request Enable Low Bit DMAENL—DMA Interrupt Request Enable Low Bit C3ENL—Port C3 Interrupt Request Enable Low Bit C2ENL—Port C2 Interrupt Request Enable Low Bit



#### Table 59. UART Baud Rate High Byte Register (UxBRH)

BITS	7	6	5	4	3	2	1	0		
FIELD		BRH								
RESET		1								
R/W		R/W								
ADDR				F46H ar	nd F4EH					

#### Table 60. UART Baud Rate Low Byte Register (UxBRL)

BITS	7	6	5	4	3	2	1	0			
FIELD		BRL									
RESET		1									
R/W		R/W									
ADDR		F47H and F4FH									

For a given UART data rate, the integer baud rate divisor value is calculated using the following equation:

UART Baud Rate Divisor Value (BRG) =  $Round\left(\frac{\text{System Clock Frequency (Hz)}}{16 \times \text{UART Data Rate (bits/s)}}\right)$ 

The baud rate error relative to the desired baud rate is calculated using the following equation:

UART Baud Rate Error (%) =  $100 \times \left(\frac{\text{Actual Data Rate} - \text{Desired Data Rate}}{\text{Desired Data Rate}}\right)$ 

For reliable communication, the UART baud rate error must never exceed 5 percent. Table 61 provides information on data rate errors for popular baud rates and commonly used crystal oscillator frequencies.



repeated. If the incoming data is a logical 1 (no pulse), the Endec returns to the initial state and waits for the next falling edge. As each falling edge is detected, the Endec clock counter is reset, resynchronizing the Endec to the incoming signal. This action allows the Endec to tolerate jitter and baud rate errors in the incoming data stream. Resynchronizing the Endec does not alter the operation of the UART, which ultimately receives the data. The UART is only synchronized to the incoming data stream when a Start bit is received.

#### Infrared Encoder/Decoder Control Register Definitions

All Infrared Endec configuration and status information is set by the UART control registers as defined in UART Control Register Definitions on page 114.



**Caution:** To prevent spurious signals during IrDA data transmission, set the IREN bit in the UARTx Control 1 register to 1 to enable the Infrared Encoder/Decoder before enabling the GPIO Port alternate function for the corresponding pin.



145

- Master receives from a 7-bit slave
- Master receives from a 10-bit slave

#### SDA and SCL Signals

 $I^2C$  sends all addresses, data and acknowledge signals over the SDA line, most-significant bit first. SCL is the common clock for the  $I^2C$  Controller. When the SDA and SCL pin alternate functions are selected for their respective GPIO ports, the pins are automatically configured for open-drain operation.

The master  $(I^2C)$  is responsible for driving the SCL clock signal, although the clock signal can become skewed by a slow slave device. During the low period of the clock, the slave pulls the SCL signal Low to suspend the transaction. The master releases the clock at the end of the low period and notices that the clock remains low instead of returning to a high level. When the slave releases the clock, the I<sup>2</sup>C Controller continues the transaction. All data is transferred in bytes and there is no limit to the amount of data transferred in one operation. When transmitting data or acknowledging read data from the slave, the SDA signal changes in the middle of the low period of SCL and is sampled in the middle of the high period of SCL.

#### I<sup>2</sup>C Interrupts

The I<sup>2</sup>C Controller contains four sources of interrupts—Transmit, Receive, Not Acknowledge and baud rate generator. These four interrupt sources are combined into a single interrupt request signal to the Interrupt Controller. The Transmit interrupt is enabled by the IEN and TXI bits of the Control register. The Receive and Not Acknowledge interrupts are enabled by the IEN bit of the Control register. The baud rate generator interrupt is enabled by the BIRQ and IEN bits of the Control register.

Not Acknowledge interrupts occur when a Not Acknowledge condition is received from the slave or sent by the I<sup>2</sup>C Controller and neither the START or STOP bit is set. The Not Acknowledge event sets the NCKI bit of the I<sup>2</sup>C Status register and can only be cleared by setting the START or STOP bit in the I<sup>2</sup>C Control register. When this interrupt occurs, the I<sup>2</sup>C Controller waits until either the STOP or START bit is set before performing any action. In an interrupt service routine, the NCKI bit should always be checked prior to servicing transmit or receive interrupt conditions because it indicates the transaction is being terminated.

Receive interrupts occur when a byte of data has been received by the I<sup>2</sup>C Controller (master reading data from slave). This procedure sets the RDRF bit of the I<sup>2</sup>C Status register. The RDRF bit is cleared by reading the I<sup>2</sup>C Data register. The RDRF bit is set during the acknowledge phase. The I<sup>2</sup>C Controller pauses after the acknowledge phase until the receive interrupt is cleared before performing any other action.

# zilog

- 15. The  $I^2C$  Controller sends the repeated START condition.
- 16. The I<sup>2</sup>C Controller loads the I<sup>2</sup>C Shift register with the contents of the I<sup>2</sup>C Data register (third address transfer).
- 17. The I<sup>2</sup>C Controller sends 11110B followed by the two most significant bits of the slave read address and a 1 (read).
- 18. The I<sup>2</sup>C slave sends an acknowledge by pulling the SDA signal Low during the next high period of SCL

If the slave were to Not Acknowledge at this point (this should not happen because the slave did acknowledge the first two address bytes), software would respond by setting the STOP and FLUSH bits and clearing the TXI bit. The I<sup>2</sup>C Controller sends the STOP condition on the bus and clears the STOP and NCKI bits. The transaction is complete (ignore the following steps).

- 19. The I<sup>2</sup>C Controller shifts in a byte of data from the I<sup>2</sup>C slave on the SDA signal. The I<sup>2</sup>C Controller sends a Not Acknowledge to the I<sup>2</sup>C slave if the NAK bit is set (last byte), else it sends an Acknowledge.
- 20. The I<sup>2</sup>C Controller asserts the Receive interrupt (RDRF bit set in the Status register).
- 21. Software responds by reading the I<sup>2</sup>C Data register which clears the RDRF bit. If there is only one more byte to receive, set the NAK bit of the I<sup>2</sup>C Control register.
- 22. If there are one or more bytes to transfer, return to step 19.
- 23. After the last byte is shifted in, a Not Acknowledge interrupt is generated by the I<sup>2</sup>C Controller.
- 24. Software responds by setting the STOP bit of the  $I^2C$  Control register.
- 25. A STOP condition is sent to the  $I^2C$  slave and the STOP and NCKI bits are cleared.

## I<sup>2</sup>C Control Register Definitions

### I<sup>2</sup>C Data Register

The I<sup>2</sup>C Data register (see Table 70 on page 157) holds the data that is to be loaded into the I<sup>2</sup>C Shift register during a write to a slave. This register also holds data that is loaded from the I<sup>2</sup>C Shift register during a read from a slave. The I<sup>2</sup>C Shift Register is not accessible in the Register File address space, but is used only to buffer incoming and outgoing data.



#### Table 105. Absolute Maximum Ratings (Continued)

Parameter	Minimum	Maximum	Units	Notes
Maximum current into $V_{DD}$ or out of $V_{SS}$		140	mA	
64-Pin LQFP Maximum Ratings at –40 °C to 70 °C				
Total power dissipation		1000	mW	
Maximum current into $V_{DD}$ or out of $V_{SS}$		275	mA	
64-Pin LQFP Maximum Ratings at 70 °C to 125 °C				
Total power dissipation		540	mW	
Maximum current into $V_{DD}$ or out of $V_{SS}$		150	mA	
44-Pin PLCC Maximum Ratings at –40 °C to 70 °C				
Total power dissipation		750	mW	
Maximum current into $V_{DD}$ or out of $V_{SS}$		200	mA	
44-Pin PLCC Maximum Ratings at 70 °C to 125 °C				
Total power dissipation		295	mW	
Maximum current into $V_{DD}$ or out of $V_{SS}$		83	mA	
44-Pin LQFP Maximum Ratings at –40 °C to 70 °C				
Total power dissipation		750	mW	
Maximum current into $V_{DD}$ or out of $V_{SS}$		200	mA	
44-Pin LQFP Maximum Ratings at 70 °C to 125 °C				
Total power dissipation		360	mW	
Maximum current into $V_{DD}$ or out of $V_{SS}$		100	mA	
40-Pin PDIP Maximum Ratings at –40 °C to 70 °C				
Total power dissipation		1000	mW	
Maximum current into $V_{DD}$ or out of $V_{SS}$		275	mA	
40-Pin PDIP Maximum Ratings at 70 °C to 125 °C				
Total power dissipation		540	mW	
Maximum current into $V_{DD}$ or out of $V_{SS}$		150	mA	
<b>Note:</b> This voltage applies to all pins except the following: VDD, RESET, and where noted otherwise.	AVDD, pins sup	porting analog	g input (Po	rts B and

216

# zilog

#### 226

### **On-Chip Peripheral AC and DC Electrical Characteristics**

#### $T_A = -40 \ ^{\circ}C \ to \ 125 \ ^{\circ}C$ Minimum Typical<sup>1</sup> Symbol Parameter Maximum Units Conditions V<sub>POR</sub> Power-On Reset 2.40 2.70 2.90 V $V_{DD} = V_{POR}$ Voltage Threshold Voltage Brownout Reset $V_{DD} = V_{VBO}$ V<sub>VBO</sub> 2.30 2.60 2.85 V Voltage Threshold $V_{\text{POR}}$ to $V_{\text{VBO}}$ 50 100 mV hysteresis Starting V<sub>DD</sub> voltage to ensure valid Power-On $V_{SS}$ V \_ Reset. T<sub>ANA</sub> Power-On Reset Analog 50 V<sub>DD</sub> > V<sub>POR</sub>; T<sub>POR</sub> Digital μS \_ Reset delay follows TANA Delay Power-On Reset Digital 66 WDT Oscillator cycles T<sub>POR</sub> 6.6 ms \_ \_ (10 kHz) + 16 System Clock Delay cycles (20 MHz) Voltage Brownout Pulse $V_{DD} < V_{VBO}$ to generate a 10 T<sub>VBO</sub> \_ μS \_ **Rejection Period** Reset. Time for VDD to T<sub>RAMP</sub> 0.10 100 ms \_ transition from $V_{SS}$ to V<sub>POR</sub> to ensure valid Reset

#### Table 107. Power-On Reset and Voltage Brownout Electrical Characteristics and Timing

<sup>1</sup>Data in the typical column is from characterization at 3.3 V and 0 °C. These values are provided for design guidance only and are not tested in production.



#### 234

#### **On-Chip Debugger Timing**

Figure 52 and Table 116 provide timing information for the DBG pin. The DBG pin timing specifications assume a 4  $\mu$ s maximum rise and fall time.





Figure 5	52.	On-Chip	Debugger	Timina
i iguio c	/ <b></b> .		Dobuggoi	

		Delay (ns)				
Parameter	Abbreviation	Minimum	Maximum			
DBG						
T <sub>1</sub>	XIN Rise to DBG Valid Delay	-	30			
T <sub>2</sub>	XIN Rise to DBG Output Hold Time	2	-			
T <sub>3</sub>	DBG to XIN Rise Input Setup Time	10	-			
T <sub>4</sub>	DBG to XIN Rise Input Hold Time	5	-			
	DBG frequency		System Clock/4			

#### Table 116. On-Chip Debugger Timing



## I<sup>2</sup>C Timing






Figure 55. I<sup>2</sup>C Timing

Table	119	I <sup>2</sup> C	Timing
Table	113.		rinning

		Delay (ns)				
Parameter	Abbreviation	Minimum Maximum				
l <sup>2</sup> C						
T <sub>1</sub>	SCL Fall to SDA output delay	SCL period/4				
T <sub>2</sub>	SDA Input to SCL rising edge Setup Time	0				
T <sub>3</sub>	SDA Input to SCL falling edge Hold Time	0				



Accombly	Symbolic Operation	Address Mode			Flags						E. (.)	
Assembly Mnemonic		dst s	src	Opcode(s) (Hex)	С	Ζ	S	v	D	н	<ul> <li>Fetch</li> <li>Cycles</li> </ul>	Instr. Cycles
AND dst, src	$dst \leftarrow dst \ AND \ src$	r	r	52	-	*	*	0	-	-	2	3
	-	r	lr	53							2	4
	-	R	R	54							3	3
	-	R	IR	55							3	4
	-	R	IM	56							3	3
	-	IR	IM	57							3	4
ANDX dst, src	$dst \gets dst \ AND \ src$	ER	ER	58	-	*	*	0	-	-	4	3
	-	ER	IM	59							4	3
ATM	Block all interrupt and DMA requests during execution of the next 3 instructions			2F	-	-	-	-	-	-	1	2
BCLR bit, dst	dst[bit] ← 0	r		E2	-	*	*	0	-	-	2	2
BIT p, bit, dst	dst[bit] ← p	r		E2	-	*	*	0	-	-	2	2
BRK	Debugger Break			00	-	-	-	-	-	-	1	1
BSET bit, dst	dst[bit] ← 1	r		E2	-	*	*	0	-	-	2	2
BSWAP dst	dst[7:0] ← dst[0:7]	R		D5	Х	*	*	0	-	-	2	2
BTJ p, bit, src,			r	F6	-	-	-	-	-	-	3	3
dst	$PC \leftarrow PC + X$		lr	F7							3	4
BTJNZ bit,	if src[bit] = 1		r	F6	-	-	-	-	-	-	3	3
src, dst	$PC \leftarrow PC + X$		lr	F7							3	4
BTJZ bit, src,			r	F6	-	-	-	-	-	-	3	3
dst	$PC \leftarrow PC + X$		lr	F7							3	4
CALL dst	$SP \leftarrow SP$ -2	IRR		D4	-	-	-	-	-	-	2	6
		DA		D6							3	3
CCF	$C \leftarrow \sim C$			EF	*	-	-	-	-	-	1	2
CLR dst	dst ← 00H	R		B0	-	-	-	-	-	-	2	2
	-	IR		B1							2	3

#### Table 133. eZ8 CPU Instruction Summary (Continued)



## **Opcode Maps**

A description of the opcode map data and the abbreviations are provided in Figure 59 and Table 134 on page 262. Figure 60 on page 263 and Figure 61 on page 264 provide information on each of the  $eZ8^{TM}$  CPU instructions.




Figure 59. Opcode Map Cell Description

zilog




Figure 66. 68-Lead Plastic Lead Chip Carrier Package (PLCC)

Figure 66 displays the 68-pin Plastic Lead Chip Carrier (PLCC) package available for the Z8X1622, Z8X2422, Z8X3222, Z8X4822, and Z8X6422 devices.

268



286

architecture 103 asynchronous data format without/with parity 105 baud rate generator 113 baud rates table 122 control register definitions 114 controller signals 15 data format 104 interrupts 111 multiprocessor mode 109 receiving data using interrupt-driven method 108 receiving data using the polled method 107 transmitting data using the interrupt-driven method 106 transmitting data using the polled method 105 x baud rate high and low registers 120 x control 0 and control 1 registers 117 x status 0 and status 1 registers 115, 116 UxBRH register 121 UxBRL register 121 UxCTL0 register 117, 120 UxCTL1 register 118 UxRXD register 115 UxSTAT0 register 115 UxSTAT1 register 117 UxTXD register 114

## V

vector 243 voltage brown-out reset (VBR) 50

### W

watch-dog timer approximate time-out delay 98 approximate time-out delays 97 CNTL 50 control register 100 electrical characteristics and timing 228 interrupt in normal operation 98 interrupt in STOP mode 98 operation 97 refresh 98, 248 reload unlock sequence 99 reload upper, high and low registers 101 reset 51 reset in normal operation 99 reset in STOP mode 99 time-out response 98 WDTCTL register 100 WDTH register 102 WDTL register 102 working register 243 working register pair 243 WTDU register 102

## Χ

X 243 XOR 249 XORX 249

## Ζ

Z8 Encore! block diagram 3 features 1 introduction 1 part selection guide 2