

Welcome to **E-XFL.COM** 

#### What is "Embedded - Microcontrollers"?


"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Active
Core Processor	AVR
Core Size	8-Bit
Speed	10MHz
Connectivity	USI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	6
Program Memory Size	4KB (2K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.209", 5.30mm Width)
Supplier Device Package	8-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/atmel/attiny45v-10sh

# 1. Pin Configurations

Figure 1-1. Pinout ATtiny25/45/85



NOTE: TSSOP only for ATtiny45/V



NOTE: Bottom pad should be soldered to ground.

**DNC: Do Not Connect** 

## 1.1 Pin Descriptions

#### 1.1.1 VCC

Supply voltage.

#### 1.1.2 GND

Ground.

#### 1.1.3 Port B (PB5:PB0)

Port B is a 6-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.



Port B also serves the functions of various special features of the ATtiny25/45/85 as listed in "Alternate Functions of Port B" on page 60.

On ATtiny25, the programmable I/O ports PB3 and PB4 (pins 2 and 3) are exchanged in ATtiny15 Compatibility Mode for supporting the backward compatibility with ATtiny15.

#### 1.1.4 **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running and provided the reset pin has not been disabled. The minimum pulse length is given in Table 21-4 on page 165. Shorter pulses are not guaranteed to generate a reset.

The reset pin can also be used as a (weak) I/O pin.



The ATtiny25/45/85 provides the following features: 2/4/8K bytes of In-System Programmable Flash, 128/256/512 bytes EEPROM, 128/256/256 bytes SRAM, 6 general purpose I/O lines, 32 general purpose working registers, one 8-bit Timer/Counter with compare modes, one 8-bit high speed Timer/Counter, Universal Serial Interface, Internal and External Interrupts, a 4-channel, 10-bit ADC, a programmable Watchdog Timer with internal Oscillator, and three software selectable power saving modes. Idle mode stops the CPU while allowing the SRAM, Timer/Counter, ADC, Analog Comparator, and Interrupt system to continue functioning. Power-down mode saves the register contents, disabling all chip functions until the next Interrupt or Hardware Reset. ADC Noise Reduction mode stops the CPU and all I/O modules except ADC, to minimize switching noise during ADC conversions.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the Program memory to be re-programmed In-System through an SPI serial interface, by a conventional non-volatile memory programmer or by an On-chip boot code running on the AVR core.

The ATtiny25/45/85 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators and Evaluation kits.



## 3. About

#### 3.1 Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

## 3.2 Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

For I/O Registers located in the extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically, this means "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR". Note that not all AVR devices include an extended I/O map.

### 3.3 Capacitive Touch Sensing

Atmel QTouch Library provides a simple to use solution for touch sensitive interfaces on Atmel AVR microcontrollers. The QTouch Library includes support for QTouch<sup>®</sup> and QMatrix<sup>®</sup> acquisition methods.

Touch sensing is easily added to any application by linking the QTouch Library and using the Application Programming Interface (API) of the library to define the touch channels and sensors. The application then calls the API to retrieve channel information and determine the state of the touch sensor.

The QTouch Library is free and can be downloaded from the Atmel website. For more information and details of implementation, refer to the QTouch Library User Guide – also available from the Atmel website.

#### 3.4 Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.



# 4. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x3F	SREG	1	Т	Н	S	V	N	Z	С	page 8
0x3E	SPH	-	-	_	-	_	-	SP9	SP8	page 11
0x3D	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	page 11
0x3C	Reserved		•	•	•	_				, ,
0x3B	GIMSK	-	INT0	PCIE	_	_	_	_	-	page 51
0x3A	GIFR	_	INTF0	PCIF	-	_	_	_	_	page 52
0x39	TIMSK	-	OCIE1A	OCIE1B	OCIE0A	OCIE0B	TOIE1	TOIE0	-	pages 81, 102
0x38	TIFR	_	OCF1A	OCF1B	OCF0A	OCF0B	TOV1	TOV0	_	page 81
0x37	SPMCSR	-	-	RSIG	СТРВ	RFLB	PGWRT	PGERS	SPMEN	page 145
0x36	Reserved					_				
0x35	MCUCR	BODS	PUD	SE	SM1	SM0	BODSE	ISC01	ISC00	pages 37, 51, 64
0x34	MCUSR	-	-	_	-	WDRF	BORF	EXTRF	PORF	page 44,
0x33	TCCR0B	FOC0A	FOC0B	_	-	WGM02	CS02	CS01	CS00	page 79
0x32	TCNT0		•	•	Timer/0	Counter0		•	'	page 80
0x31	OSCCAL				Oscillator Calil	oration Register				page 31
0x30	TCCR1	CTC1	PWM1A	COM1A1	COM1A0	CS13	CS12	CS11	CS10	pages 89, 100
0x2F	TCNT1					Counter1				pages 91, 102
0x2E	OCR1A			Time	r/Counter1 Outp		ister A			pages 91, 102
0x2D	OCR1C				/Counter1 Outp					pages 91, 102
0x2C	GTCCR	TSM	PWM1B	COM1B1	COM1B0	FOC1B	FOC1A	PSR1	PSR0	pages 77, 90, 101
0x2B	OCR1B	1		1	r/Counter1 Outp					page 92
0x2A	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0			WGM01	WGM00	page 77
0x29	OCR0A	001110711	00		Counter0 - Out	out Compare Re	nister A		11000	page 80
0x28	OCR0B				Counter0 - Out		•			page 81
0x27	PLLCSR	LSM	_	_		_	PCKE	PLLE	PLOCK	pages 94, 103
0x26	CLKPR	CLKPCE	_	_	_	CLKPS3	CLKPS2	CLKPS1	CLKPS0	page 32
0x25	DT1A	DT1AH3	DT1AH2	DT1AH1	DT1AH0	DT1AL3	DT1AL2	DT1AL1	DT1AL0	page 107
0x24	DT1B	DT1BH3	DT1BH2	DT1BH1	DT1BH0	DT1BL3	DT1BL2	DT1BL1	DT1BL0	page 107
0x23	DTPS1	-	-	-	-	-	-	DTPS11	DTPS10	page 106
0x22	DWDR				DWD	R[7:0]		DITOIT	D11 010	page 140
0x21	WDTCR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	page 45
0x20	PRR	-	WDIE	WBI 3	WDGE	PRTIM1	PRTIM0	PRUSI	PRADC	page 36
0x1F	EEARH	_				FIXTHVIT	FICTIVIO	FROSI	EEAR8	page 30
0x1E	EEARL	EEAR7	EEAR6	EEAR5	EEAR4	EEAR3	EEAR2	EEAR1	EEAR0	
0x1D	EEDR	LLAN7	LLANO	LLANS		ata Register	LLANZ	LLANI	LLANO	page 21 page 21
0x1C	EECR	_	_	EEPM1	EEPM0	EERIE	EEMPE	EEPE	EERE	
0x1C 0x1B	Reserved	_	_	EEFIVII	EEFIVIO	EERIE	CEIVIFE	CCFC	EERE	page 21
0x1A	Reserved									
						_				
0x19	Reserved	_	_	DODTDE	DODTD4	DODTDA	DODTDO	DODTD4	DODTDO	nana C4
0x18	PORTB			PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	page 64
0x17	DDRB	-	_	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	page 64
0x16	PINB	_	-	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	page 64
0x15	PCMSK	_	-	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	page 52
0x14	DIDR0	-	_	ADC0D	ADC2D	ADC3D	ADC1D	AIN1D	AIN0D	pages 121, 138
0x13	GPIOR2	+				se I/O Register 2				page 10
0x12	GPIOR1	+				se I/O Register 1				page 10
0x11	GPIOR0	+				se I/O Register 0				page 10
0x10	USIBR	+				er Register				page 115
0x0F	USIDR	LICIOIE	HOIOIE	Heise	1	Register	LIGICATES	HOICHT	LIGIONETO	page 115
0x0E	USISR	USISIF	USIOIF	USIPF	USIDC	USICNT3	USICNT2	USICNT1	USICNT0	page 115
0x0D	USICR	USISIE	USIOIE	USIWM1	USIWM0	USICS1	USICS0	USICLK	USITC	page 116
0x0C	Reserved					_				
0x0B	Reserved					_				
0x0A	Reserved					-				
0x09	Reserved					_				
0x08	ACSR	ACD	ACBG	ACO	ACI	ACIE	_	ACIS1	ACIS0	page 120
0x07	ADMUX	REFS1	REFS0	ADLAR	REFS2	MUX3	MUX2	MUX1	MUX0	page 134
0x06	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	page 136
0x05	ADCH	1			ADC Data Reg	gister High Byte				page 137
0x04	ADCL		1		ADC Data Re	gister Low Byte	ı	ı		page 137
0x03	ADCSRB	BIN	ACME	IPR	-	_	ADTS2	ADTS1	ADTS0	pages 120, 137
0x02	Reserved									
0x01	Reserved					-				
0/10 1						_				

Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses



Mnemonics	Operands	Description	Operation	Flags	#Clocks
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	1	1
CLI		Global Interrupt Disable	1←0	ı	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	T	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER II	NSTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$ , $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$ , $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$ , $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Prost-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$ , $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement  Store Direct to SRAM	$(Z+q) \leftarrow Rr$	None	2
STS	k, Rr	Load Program Memory	(k) ← Rr	None	2
LPM	Pd 7	Load Program Memory  Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM LPM	Rd, Z Rd, Z+	Load Program Memory  Load Program Memory and Post-Inc	$Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM	INU, AT	Store Program Memory		None None	3
IN	Rd, P	,	$(z) \leftarrow R1:R0$ $Rd \leftarrow P$	None	1
OUT	P, Rr	In Port Out Port	Ra ← P P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL INS		T op register from etaer	I RECORDING	140116	
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/Timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A
D. (E/ 11)	l .	5.04.	. S. Sir only boddy only	.10110	14/7



# **Ordering Information**

#### ATtiny25 6.1

Speed (MHz) (1)	Supply Voltage (V)	Temperature Range	Package <sup>(2)</sup>	Ordering Code (3)
			8P3	ATtiny25V-10PU
			8S2	ATtiny25V-10SU ATtiny25V-10SUR ATtiny25V-10SH ATtiny25V-10SHR
10	1.8 – 5.5	Industrial (-40°C to +85°C) <sup>(4)</sup>	S8S1	ATtiny25V-10SSU ATtiny25V-10SSUR ATtiny25V-10SSH ATtiny25V-10SSHR
.0	110 010		20M1	ATtiny25V-10MU ATtiny25V-10MUR
		Industrial	8S2	ATtiny25V-10SN ATtiny25V-10SNR
		(-40°C to +105°C) <sup>(5)</sup>	S8S1 ATtiny25V- to +135°C) (6) 30M1 ATtiny25V	ATtiny25V-10SSN ATtiny25V-10SSNR
		Industrial (-40°C to +125°C) (6)		ATtiny25V-10MF ATtiny25V-10MFR
			8P3	ATtiny25-20PU
		Industrial (-40°C to +85°C) <sup>(4)</sup>	8S2	ATtiny25-20SU ATtiny25-20SUR ATtiny25-20SH ATtiny25-20SHR
20	2.7 – 5.5		S8S1	ATtiny25-20SSU ATtiny25-20SSUR ATtiny25-20SSH ATtiny25-20SSHR
20	2.7 0.0		20M1	ATtiny25-20MU ATtiny25-20MUR
		Industrial	8S2	ATtiny25-20SN ATtiny25-20SNR
		(-40°C to +105°C) <sup>(5)</sup>	S8S1	ATtiny25-20SSN ATtiny25-20SSNR
		Industrial (-40°C to +125°C) (6)	20M1	ATtiny25-20MF ATtiny25-20MFR


- Notes: 1. For speed vs. supply voltage, see section 21.3 "Speed" on page 163.
  - 2. All Pb-free, halide-free, fully green, and comply with European directive for Restriction of Hazardous Substances (RoHS).
  - 3. Code indicators: H = NiPdAu lead finish, U/N = matte tin, R = tape & reel.
  - 4. Can also be supplied in wafer form. Contact your local Atmel sales office for ordering information and minimum quantities.
  - 5. For characteristics, see "Appendix A Specification at 105°C".
  - 6. For characteristics, see "Appendix B Specification at 125°C".

Package Types					
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
8S2 8-lead, 0.208" Wide, Plastic Gull-Wing Small Outline (EIAJ SOIC)					
S8S1	8-lead, 0.150" Wide, Plastic Gull-Wing Small Outline (JEDEC SOIC)				
20M1	20-pad, 4 x 4 x 0.8 mm Body, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)				




# **Packaging Information**


#### 7.1 8P3



Top View



**End View** 



## **COMMON DIMENSIONS**

(Unit of Measure = inches)

SYMBOL	MIN	NOM	MAX	NOTE
Α			0.210	2
A2	0.115	0.130	0.195	
b	0.014	0.018	0.022	5
b2	0.045	0.060	0.070	6
b3	0.030	0.039	0.045	6
С	0.008	0.010	0.014	
D	0.355	0.365	0.400	3
D1	0.005			3
Е	0.300	0.310	0.325	4
E1	0.240	0.250	0.280	3
е	(			
eA	0.300 BSC			4
L	0.115	0.130	0.150	2


Notes:


- 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information.
  2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.
- 3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.
- 4. E and eA measured with the leads constrained to be perpendicular to datum.
- 5. Pointed or rounded lead tips are preferred to ease insertion.
- 6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).

01/09/02


	TITLE	DRAWING NO.	REV.	ı
2325 Orchard Parkway San Jose, CA 95131	<b>8P3</b> , 8-lead, 0.300" Wide Body, Plastic Dual In-line Package (PDIP)	8P3	В	







# **END VIEW**



#### **COMMON DIMENSIONS** (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	1.70		2.16	
A1	0.05		0.25	
b	0.35		0.48	4
С	0.15		0.35	4
D	5.13		5.35	
E1	5.18		5.40	2
Е	7.70		8.26	
L	0.51		0.85	
θ	0°		8°	
е		1.27 BSC		3

# **SIDE VIEW**

- Notes: 1. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information.


  2. Mismatch of the upper and lower dies and resin burrs aren't included.


  - 3. Determines the true geometric position.
  - 4. Values b,C apply to plated terminal. The standard thickness of the plating layer shall measure between 0.007 to .021 mm.


4/15/08

	TITLE	GPC	DRAWING NO.	REV.
Package Drawing Contact: packagedrawings@atmel.com	8S2, 8-lead, 0.208" Body, Plastic Small Outline Package (EIAJ)	STN	8S2	F









# **COMMON DIMENSIONS** (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	1.05	1.10	1.20	
A1	0.05	0.10	0.15	
b	0.25	_	0.30	
С	-	0.127	ı	
D	2.90	3.05	3.10	
E1	4.30	4.40	4.50	
Е	6.20	6.40	6.60	
е		0.65 TYP		
L	0.50	0.60	0.70	
Ø	0°	_	8°	

Note: These drawings are for general information only. Refer to JEDEC Drawing MO-153AC.


4/14/05

<u>AIMEL</u>

2325 Orchard Parkway San Jose, CA 95131 **TITLE 8X**, 8-lead, 4.4 mm Body Width, Plastic Thin Shrink Small Outline Package (TSSOP)

DRAWING NO. REV. A

## 7.5 20M1



## 8. Errata

## 8.1 Errata ATtiny25

The revision letter in this section refers to the revision of the ATtiny25 device.

#### 8.1.1 Rev D - F

No known errata.

#### 8.1.2 Rev B - C

. EEPROM read may fail at low supply voltage / low clock frequency

## 1. EEPROM read may fail at low supply voltage / low clock frequency

Trying to read EEPROM at low clock frequencies and/or low supply voltage may result in invalid data.

#### Problem Fix/Workaround

Do not use the EEPROM when clock frequency is below 1MHz and supply voltage is below 2V. If operating frequency can not be raised above 1MHz then supply voltage should be more than 2V. Similarly, if supply voltage can not be raised above 2V then operating frequency should be more than 1MHz.

This feature is known to be temperature dependent but it has not been characterised. Guidelines are given for room temperature, only.

#### 8.1.3 Rev A

Not sampled.

## 8.2 Errata ATtiny45

The revision letter in this section refers to the revision of the ATtiny45 device.

#### 8.2.1 Rev F - G

No known errata

#### 8.2.2 Rev D – E

• EEPROM read may fail at low supply voltage / low clock frequency

#### 1. EEPROM read may fail at low supply voltage / low clock frequency

Trying to read EEPROM at low clock frequencies and/or low supply voltage may result in invalid data.

#### Problem Fix/Workaround

Do not use the EEPROM when clock frequency is below 1MHz and supply voltage is below 2V. If operating frequency can not be raised above 1MHz then supply voltage should be more than 2V. Similarly, if supply voltage can not be raised above 2V then operating frequency should be more than 1MHz.

This feature is known to be temperature dependent but it has not been characterised. Guidelines are given for room temperature, only.



- When using external clock, avoid setting the clock pin as Output.
- Do not read the EEPROM if power down power consumption is important.
- Use VCC lower than 4.5 Volts.

#### 2. DebugWIRE looses communication when single stepping into interrupts

When receiving an interrupt during single stepping, debugwire will loose

# Problem fix / Workaround

- When singlestepping, disable interrupts.
- When debugging interrupts, use breakpoints within the interrupt routine, and run into the interrupt.

#### 3. PLL not locking

communication.

When at frequencies below 6.0 MHz, the PLL will not lock

#### Problem fix / Workaround

When using the PLL, run at 6.0 MHz or higher.

### 4. EEPROM read from application code does not work in Lock Bit Mode 3

When the Memory Lock Bits LB2 and LB1 are programmed to mode 3, EEPROM read does not work from the application code.

#### Problem Fix/Work around

Do not set Lock Bit Protection Mode 3 when the application code needs to read from EEPROM.

#### 5. EEPROM read may fail at low supply voltage / low clock frequency

Trying to read EEPROM at low clock frequencies and/or low supply voltage may result in invalid data.

#### Problem Fix/Workaround

Do not use the EEPROM when clock frequency is below 1MHz and supply voltage is below 2V. If operating frequency can not be raised above 1MHz then supply voltage should be more than 2V. Similarly, if supply voltage can not be raised above 2V then operating frequency should be more than 1MHz.

This feature is known to be temperature dependent but it has not been characterized. Guidelines are given for room temperature, only.



## 8.3 Errata ATtiny85

The revision letter in this section refers to the revision of the ATtiny85 device.

#### 8.3.1 Rev B - C

No known errata.

#### 8.3.2 Rev A

• EEPROM read may fail at low supply voltage / low clock frequency

#### 1. EEPROM read may fail at low supply voltage / low clock frequency

Trying to read EEPROM at low clock frequencies and/or low supply voltage may result in invalid data.

#### Problem Fix/Workaround

Do not use the EEPROM when clock frequency is below 1MHz and supply voltage is below 2V. If operating frequency can not be raised above 1MHz then supply voltage should be more than 2V. Similarly, if supply voltage can not be raised above 2V then operating frequency should be more than 1MHz.

This feature is known to be temperature dependent but it has not been characterised. Guidelines are given for room temperature, only.



- "Reset Pin Output Voltage vs. Source Current (V<sub>CC</sub> = 5V)" on page 186
- 5. Updated Figure:
  - "Reset Logic" on page 39
- 6. Updated Tables:
  - "Start-up Times for Internal Calibrated RC Oscillator Clock" on page 28
  - "Start-up Times for Internal Calibrated RC Oscillator Clock (in ATtiny15 Mode)" on page 28
  - "Start-up Times for the 128 kHz Internal Oscillator" on page 28
  - "Compare Mode Select in PWM Mode" on page 86
  - "Compare Mode Select in PWM Mode" on page 98
  - "DC Characteristics.  $T_A = -40$  °C to +85 °C" on page 161
  - "Calibration Accuracy of Internal RC Oscillator" on page 164
  - "ADC Characteristics" on page 167
- 7. Updated Code Example in Section:
  - "Write" on page 17
- 8. Updated Bit Descriptions in:
  - "MCUCR MCU Control Register" on page 37
  - "Bits 7:6 COM0A[1:0]: Compare Match Output A Mode" on page 77
  - "Bits 5:4 COM0B[1:0]: Compare Match Output B Mode" on page 77
  - "Bits 2:0 ADTS[2:0]: ADC Auto Trigger Source" on page 138
  - "SPMCSR Store Program Memory Control and Status Register" on page 145.
- Updated description of feature "EEPROM read may fail at low supply voltage / low clock frequency" in Sections:
  - "Errata ATtiny25" on page 19
  - "Errata ATtiny45" on page 19
  - "Errata ATtiny85" on page 22
- 10. Updated Package Description in Sections:
  - "ATtiny25" on page 11
  - "ATtiny45" on page 12
  - "ATtiny85" on page 13
- 11. Updated Package Drawing:
  - "S8S1" on page 16
- 12. Updated Order Codes for:
  - "ATtiny25" on page 11

#### 9.8 Rev. 2586J-12/06

- 1. Updated "Low Power Consumption" on page 1.
- 2. Updated description of instruction length in "Architectural Overview" .
- 3. Updated Flash size in "In-System Re-programmable Flash Program Memory" on page 15.
- 4. Updated cross-references in sections "Atomic Byte Programming", "Erase" and "Write", starting on page 17.
- 5. Updated "Atomic Byte Programming" on page 17.



- 6. Updated "Internal PLL for Fast Peripheral Clock Generation clkPCK" on page 24.
- 7. Replaced single clocking system figure with two: Figure 6-2 and Figure 6-3.
- 8. Updated Table 6-1 on page 25, Table 6-13 on page 30 and Table 6-6 on page 27.
- 9. Updated "Calibrated Internal Oscillator" on page 27.
- 10. Updated Table 6-5 on page 26.
- 11. Updated "OSCCAL Oscillator Calibration Register" on page 31.
- 12. Updated "CLKPR Clock Prescale Register" on page 32.
- 13. Updated "Power-down Mode" on page 35.
- 14. Updated "Bit 0" in "PRR Power Reduction Register" on page 38.
- 15. Added footnote to Table 8-3 on page 46.
- 16. Updated Table 10-5 on page 63.
- 17. Deleted "Bits 7, 2" in "MCUCR MCU Control Register" on page 64.
- 18. Updated and moved section "Timer/Counter0 Prescaler and Clock Sources", now located on page 66.
- 19. Updated "Timer/Counter1 Initialization for Asynchronous Mode" on page 86.
- 20. Updated bit description in "PLLCSR PLL Control and Status Register" on page 94 and "PLLCSR PLL Control and Status Register" on page 103.
- 21. Added recommended maximum frequency in "Prescaling and Conversion Timing" on page 125.
- 22. Updated Figure 17-8 on page 129.
- 23. Updated "Temperature Measurement" on page 133.
- 24. Updated Table 17-3 on page 134.
- 25. Updated bit R/W descriptions in:
  - "TIMSK Timer/Counter Interrupt Mask Register" on page 81,
  - "TIFR Timer/Counter Interrupt Flag Register" on page 81,
  - "TIMSK Timer/Counter Interrupt Mask Register" on page 92,
  - "TIFR Timer/Counter Interrupt Flag Register" on page 93,
  - "PLLCSR PLL Control and Status Register" on page 94,
  - "TIMSK Timer/Counter Interrupt Mask Register" on page 102,
  - "TIFR Timer/Counter Interrupt Flag Register" on page 103,
  - "PLLCSR PLL Control and Status Register" on page 103 and
  - "DIDR0 Digital Input Disable Register 0" on page 138.
- 26. Added limitation to "Limitations of debugWIRE" on page 140.
- 27. Updated "DC Characteristics" on page 161.
- 28. Updated Table 21-7 on page 166.
- 29. Updated Figure 21-6 on page 171.
- 30. Updated Table 21-12 on page 171.
- 31. Updated Table 22-1 on page 177.
- 32. Updated Table 22-2 on page 177.
- 33. Updated Table 22-30, Table 22-31 and Table 22-32, starting on page 188.
- 34. Updated Table 22-33, Table 22-34 and Table 22-35, starting on page 189.
- 35. Updated Table 22-39 on page 192.
- 36. Updated Table 22-46, Table 22-47, Table 22-48 and Table 22-49.



#### 9.9 Rev. 2586I-09/06

- 1. All Characterization data moved to "Electrical Characteristics" on page 161.
- 2. All Register Descriptions are gathered up in seperate sections in the end of each chapter.
- 3. Updated Table 11-3 on page 78, Table 11-5 on page 79, Table 11-6 on page 80 and Table 20-4 on page 148.
- 4. Updated "Calibrated Internal Oscillator" on page 27.
- 5. Updated Note in Table 7-1 on page 34.
- 6. Updated "System Control and Reset" on page 39.
- 7. Updated Register Description in "I/O Ports" on page 53.
- 8. Updated Features in "USI Universal Serial Interface" on page 108.
- Updated Code Example in "SPI Master Operation Example" on page 110 and "SPI Slave Operation Example" on page 111.
- 10. Updated "Analog Comparator Multiplexed Input" on page 119.
- 11. Updated Figure 17-1 on page 123.
- 12. Updated "Signature Bytes" on page 150.
- 13. Updated "Electrical Characteristics" on page 161.

#### 9.10 Rev. 2586H-06/06

- 1. Updated "Calibrated Internal Oscillator" on page 27.
- 2. Updated Table 6.5.1 on page 31.
- 3. Added Table 21-2 on page 164.

#### 9.11 Rev. 2586G-05/06

- 1. Updated "Internal PLL for Fast Peripheral Clock Generation clkPCK" on page 24.
- 2. Updated "Default Clock Source" on page 30.
- 3. Updated "Low-Frequency Crystal Oscillator" on page 29.
- 4. Updated "Calibrated Internal Oscillator" on page 27.
- 5. Updated "Clock Output Buffer" on page 31.
- 6. Updated "Power Management and Sleep Modes" on page 34.
- 7. Added "Software BOD Disable" on page 35.
- 8. Updated Figure 16-1 on page 119.
- 9. Updated "Bit 6 ACBG: Analog Comparator Bandgap Select" on page 120.
- 10. Added note for Table 17-2 on page 125.
- 11. Updated "Register Summary" on page 7.

#### 9.12 Rev. 2586F-04/06

- 1. Updated "Digital Input Enable and Sleep Modes" on page 57.
- 2. Updated Table 20-16 on page 158.
- 3. Updated "Ordering Information" on page 11.



#### 9.13 Rev. 2586E-03/06

- 1. Updated Features in "Analog to Digital Converter" on page 122.
- 2. Updated Operation in "Analog to Digital Converter" on page 122.
- 3. Updated Table 17-2 on page 133.
- 4. Updated Table 17-3 on page 134.
- 5. Updated "Errata" on page 19.

#### 9.14 Rev. 2586D-02/06

- 1. Updated Table 6-13 on page 30, Table 6-10 on page 29, Table 6-3 on page 26, Table 6-9 on page 28, Table 6-5 on page 26, Table 9-1 on page 48, Table 17-4 on page 135, Table 20-16 on page 158, Table 21-8 on page 167.
- Updated "Timer/Counter1 in PWM Mode" on page 86.
- 3. Updated text "Bit 2 TOV1: Timer/Counter1 Overflow Flag" on page 93.
- 4. Updated values in "DC Characteristics" on page 161.
- 5. Updated "Register Summary" on page 7.
- 6. Updated "Ordering Information" on page 11.
- 7. Updated Rev B and C in "Errata ATtiny45" on page 19.
- 8. All references to power-save mode are removed.
- 9. Updated Register Adresses.

#### 9.15 Rev. 2586C-06/05

- 1. Updated "Features" on page 1.
- 2. Updated Figure 1-1 on page 2.
- 3. Updated Code Examples on page 18 and page 19.
- 4. Moved "Temperature Measurement" to Section 17.12 page 133.
- 5. Updated "Register Summary" on page 7.
- 6. Updated "Ordering Information" on page 11.

#### 9.16 Rev. 2586B-05/05

- CLKI added, instances of EEMWE/EEWE renamed EEMPE/EEPE, removed some TBD.
  - Removed "Preliminary Description" from "Temperature Measurement" on page 133.
- 2. Updated "Features" on page 1.
- 3. Updated Figure 1-1 on page 2 and Figure 8-1 on page 39.
- 4. Updated Table 7-2 on page 38, Table 10-4 on page 63, Table 10-5 on page 63
- 5. Updated "Serial Programming Instruction set" on page 153.
- 6. Updated SPH register in "Instruction Set Summary" on page 9.
- 7. Updated "DC Characteristics" on page 161.
- 8. Updated "Ordering Information" on page 11.
- 9. Updated "Errata" on page 19.

#### 9.17 Rev. 2586A-02/05

Initial revision.







# Enabling Unlimited Possibilities®

#### **Atmel Corporation**

1600 Technology Drive San Jose, CA 95110 USA

**Tel:** (+1) (408) 441-0311 **Fax:** (+1) (408) 487-2600

www.atmel.com

Atmel Asia Limited

Unit 01-5 & 16, 19F

BEA Tower, Millennium City 5 418 Kwun Tong Roa

Kwun Tong, Kowloon

HONG KONG

**Tel:** (+852) 2245-6100 **Fax:** (+852) 2722-1369

**Atmel Munich GmbH** 

Business Campus Parkring 4

D-85748 Garching b. Munich

**GERMANY** 

**Tel:** (+49) 89-31970-0 **Fax:** (+49) 89-3194621

Atmel Japan G.K.

16F Shin-Osaki Kangyo Bldg 1-6-4 Osaki, Shinagawa-ku

Tokyo 141-0032

**JAPAN** 

**Tel:** (+81) (3) 6417-0300 **Fax:** (+81) (3) 6417-0370

© 2013 Atmel Corporation. All rights reserved. / Rev.: 2586QS-AVR-08/2013

Atmel<sup>®</sup>, Atmel logo and combinations thereof, Enabling Unlimited Possibilities<sup>®</sup>, AVR<sup>®</sup>, tinyAVR<sup>®</sup> and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.