



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.75K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f6621-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Cont.'d)



3.0 RESET

The PIC18F6525/6621/8525/8621 devices differentiate between various kinds of Reset:

- Power-on Reset (POR) a)
- b) MCLR Reset during normal operation
- MCLR Reset during Sleep C)
- Watchdog Timer (WDT) Reset (during normal d) operation)
- Programmable Brown-out Reset (BOR) e)
- f) **RESET** Instruction
- Stack Full Reset g)
- h) Stack Underflow Reset

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" on Power-on Reset, MCLR, WDT Reset, Brownout Reset, MCLR Reset during Sleep and by the **RESET** instruction.

Most registers are not affected by a WDT wake-up since this is viewed as the resumption of normal operation. Status bits from the RCON register, RI, TO, PD, POR and BOR, are set or cleared differently in different Reset situations as indicated in Table 3-2. These bits are used in software to determine the nature of the Reset. See Table 3-3 for a full description of the Reset states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 3-1.

The Enhanced MCU devices have a MCLR noise filter in the MCLR Reset path. The filter will detect and ignore small pulses. The MCLR pin is not driven low by any internal Resets, including the WDT.





4.10 Access Bank

The Access Bank is an architectural enhancement, which is very useful for C compiler code optimization. The techniques used by the C compiler may also be useful for programs written in assembly.

This data memory region can be used for:

- Intermediate computational values
- · Local variables of subroutines
- Faster context saving/switching of variables
- Common variables
- Faster evaluation/control of SFRs (no banking)

The Access Bank is comprised of the upper 160 bytes in Bank 15 (SFRs) and the lower 96 bytes in Bank 0. These two sections will be referred to as Access RAM High and Access RAM Low, respectively. Figure 4-7 indicates the Access RAM areas.

A bit in the instruction word specifies if the operation is to occur in the bank specified by the BSR register or in the Access Bank. This bit is denoted by the 'a' bit (for access bit).

When forced in the Access Bank (a = 0), the last address in Access RAM Low is followed by the first address in Access RAM High. Access RAM High maps the Special Function Registers so that these registers can be accessed without any software overhead. This is useful for testing status flags and modifying control bits.

4.11 Bank Select Register (BSR)

The need for a large general purpose memory space dictates a RAM banking scheme. The data memory is partitioned into sixteen banks. When using direct addressing, the BSR should be configured for the desired bank.

BSR<3:0> holds the upper 4 bits of the 12-bit RAM address. The BSR<7:4> bits will always read '0's and writes will have no effect.

A MOVLB instruction has been provided in the instruction set to assist in selecting banks.

If the currently selected bank is not implemented, any read will return all '0's and all writes are ignored. The STATUS register bits will be set/cleared as appropriate for the instruction performed.

Each Bank extends up to FFh (256 bytes). All data memory is implemented as static RAM.

A MOVFF instruction ignores the BSR since the 12-bit addresses are embedded into the instruction word.

Section 4.12 "Indirect Addressing, INDF and FSR Registers" provides a description of indirect addressing which allows linear addressing of the entire RAM space.



FIGURE 4-8: DIRECT ADDRESSING

9.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Enable registers (PIE1, PIE2 and PIE3). When the IPEN bit (RCON<7>) is '0', the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 9-7:	PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1									
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	PSPIE ⁽¹⁾	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE		
	bit 7							bit 0		
						(1)				
Dit 7	PSPIE: Par	allel Slave I	Port Read/V	vrite Interrup	t Enable bit	(')				
	1 = Enable 0 = Disable	es the PSP	read/write in	nterrupt						
	Note:	Enabled on	ly in Microc	ontroller mo	de for PIC18	8F8525/862	1 devices.			
bit 6	ADIE: A/D	Converter Ir	nterrupt Ena	ble bit						
	1 = Enable 0 = Disable	s the A/D ir es the A/D i	nterrupt nterrupt							
bit 5	RC1IE: US	ART1 Recei	ive Interrupt	Enable bit						
	1 = Enable 0 = Disable	s the USAR es the USAR	RT1 receive RT1 receive	interrupt interrupt						
bit 4	TX1IE: USA	ART1 Trans	mit Interrupt	t Enable bit						
	1 = Enable 0 = Disable	s the USAR as the USAR	RT1 transmit RT1 transmi	t interrupt t interrupt						
bit 3	SSPIE: Ma	ster Synchro	onous Seria	I Port Interru	ipt Enable b	it				
	1 = Enable 0 = Disable	s the MSSF es the MSSI	P interrupt P interrupt							
bit 2	CCP1IE: E	CCP1 Interr	upt Enable	bit						
	1 = Enable 0 = Disable	s the ECCF es the ECCF	P1 interrupt P1 interrupt							
bit 1	TMR2IE: TI	MR2 to PR2	2 Match Inte	rrupt Enable	bit					
	1 = Enable 0 = Disable	s the TMR2 es the TMR2	to PR2 ma 2 to PR2 ma	tch interrupt atch interrupt	t					
bit 0	TMR1IE: T	MR1 Overflo	ow Interrupt	Enable bit						
	1 = Enables the TMR1 overflow interrupt									
				nonupt						
	Legend:									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown





FIGURE 10-4: BLOCK DIAGRAM OF RA6 PIN (WHEN ENABLED AS I/O)



10.7 PORTG, TRISG and LATG Registers

PORTG is a 6-bit wide port with 5 bidirectional pins (RG0:RG4) and one optional input only pin (RG5). The corresponding data direction register is TRISG. Setting a TRISG bit (= 1) will make the corresponding PORTG pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISG bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATG) is also memory mapped. Read-modify-write operations on the LATG register, read and write the latched output value for PORTG.

PORTG is multiplexed with both CCP/ECCP and EUSART functions (Table 10-13). PORTG pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Note: On a Power-on Reset, these pins are configured as digital inputs.

The pin override value is not loaded into the TRIS register. This allows read-modify-write operations of the TRIS register without concern due to peripheral overrides. The sixth pin of PORTG ($\overline{MCLR}/VPP/RG5$) is a digital input pin. Its operation is controlled by the MCLRE configuration bit in Configuration Register 3H (CONFIG3H<7>). In its default configuration (MCLRE = 1), the pin functions as the device Master Clear input. When selected as a port pin (MCLRE = 0), it functions as an input only pin; as such, it does not have TRISG or LATG bits associated with it.

In either configuration, RG5 also functions as the programming voltage input during device programming.

Note 1:	Or	n a Pow	er-on R	leset,	RG	5 is enab	led as
	а	digital	input	only	if	Master	Clear
	functionality is disabled (MCLRE = 0).						

- 2: If the device Master Clear is disabled, verify that either of the following is done to ensure proper entry into ICSP mode:
 - a.) disable low-voltage programming (CONFIG4L<2> = 0); or
 - b.) make certain that RB5/KBI1/PGM is held low during entry into ICSP.

EXAMP	LE 10-7	INITIALIZING PORTG	
CLRF	PORTG	; Initialize PORTG by	
		; clearing output	
		; data latches	
CLRF	LATG	; Alternate method	
		; to clear output	
		; data latches	
MOVLW	0x04	; Value used to	
		; initialize data	
		; direction	
MOVWF	TRISG	; Set RG1:RG0 as outputs	
		; RG2 as input	
		; RG4:RG3 as inputs	

FIGURE 10-16: PORTG BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



15.2 Timer4 Interrupt

The Timer4 module has an 8-bit period register, PR4, which is both readable and writable. Timer4 increments from 00h until it matches PR4 and then resets to 00h on the next increment cycle. The PR4 register is initialized to FFh upon Reset.

FIGURE 15-1: TIMER4 BLOCK DIAGRAM

15.3 Output of TMR4

The output of TMR4 (before the postscaler) is used only as a PWM time base for the CCP modules. It is not used as a baud rate clock for the MSSP, as is the Timer2 output.



TABLE 15-1: REGISTERS ASSOCIATED WITH TIMER4 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR, E	on BOR	Valu all c Res	e on other sets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0	200x	0000	000u
IPR3	—	—	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	11 1	1111	00	0000
PIR3	—	—	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	00 0	0000	00	0000
PIE3	_	—	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	00 0	0000	00	0000
TMR4	4 Timer4 Register									0000	0000	0000
T4CON	_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	-000 0	0000	-000	0000
PR4	R4 Timer4 Period Register								1111 1	1111	1111	1111

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the Timer4 module.

17.1.3 ECCP MODULES AND TIMER RESOURCES

Like the standard CCP modules, the ECCP modules can utilize Timers 1, 2, 3 or 4, depending on the mode selected. Timer1 and Timer3 are available for modules in Capture or Compare modes, while Timer2 and Timer4 are available for modules in PWM mode. Additional details on timer resources are provided in Section 16.1.1 "CCP Modules and Timer Resources".

17.2 Capture and Compare Modes

Except for the operation of the special event trigger discussed below, the Capture and Compare modes of the ECCP module are identical in operation to that of CCP4. These are discussed in detail in Section 16.2 "Capture Mode" and Section 16.3 "Compare Mode".

17.2.1 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated in Compare mode, on a match between the CCPR register pair and the selected timer. This can be used in turn to initiate an action.

The special event trigger output of either ECCP1 or ECCP2 resets the TMR1 or TMR3 register pair, depending on which timer resource is currently selected. This allows the CCPRx register to effectively be a 16-bit programmable period register for Timer1 or Timer3. In addition, the ECCP2 special event trigger will also start an A/D conversion if the A/D module is enabled.

The triggers are not implemented for ECCP3, CCP4 or CCP5. Selecting the Special Event mode (CCPxM3:CCPxM0 = 1011) for these modules has the same effect as selecting the Compare with Software Interrupt mode (CCPxM3:CCPxM0 = 1010).

Note: The special event trigger from ECCP2 will not set the Timer1 or Timer3 interrupt flag bits.

17.3 Standard PWM Mode

When configured in Single Output mode, the ECCP module functions identically to the standard CCP module in PWM mode as described in **Section 16.4** "**PWM Mode**". This is also sometimes referred to as "Compatible CCP" mode as in Tables 17-1 through 17-3.

Note:	When setting up single output PWM opera- tions, users are free to use either of the								
	processes described in Section 16.4.3								
	"Setup for PWM Operation" or								
	Section 17.4.9 "Setup for PWM Opera-								
	tion". The latter is more generic but will								
	work for either single or multi-output PWM.								

17.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated PxA through PxD. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the PxM1:PxM0 and CCPxM3CCPxM0 bits of the CCPxCON register (CCPxCON<7:6> and CCPxCON<3:0>, respectively).

For the sake of clarity, Enhanced PWM mode operation is described generically throughout this section with respect to ECCP1 and TMR2 modules. Control register names are presented in terms of ECCP1. All three Enhanced modules, as well as the two timer resources, can be used interchangeably and function identically. TMR2 or TMR4 can be selected for PWM operation by selecting the proper bits in T3CON.

Figure 17-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the boundary period (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that Enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

17.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the equation:

EQUATION 17-1:

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$ (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The ECCP1 pin is set (if PWM duty cycle = 0%, the ECCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H
 - Note: The Timer2 postscaler (see Section 13.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.



18.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 18.4.7 "Baud Rate Generator"** for more detail. A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPCON2<0>).
- 2. SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out of the SDA pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out of the SDA pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

18.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.

Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

18.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

FIGURE 18-20: REPEATED START CONDITION WAVEFORM



18.4.14 SLEEP OPERATION

While in Sleep mode, the I²C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

18.4.15 EFFECT OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

18.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is Idle with both the S and P bits clear. When the bus is busy, enabling the MSSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

18.4.17 MULTI-MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I^2C port to its Idle state (Figure 18-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.

FIGURE 18-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



Mnem	onic,	Description	Cueles	16-Bit Instruction Word				Status	Notes
Operands		Description	Cycles	MSb			LSb	Affected	Notes
CONTROL	OPERA	TIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	2	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	1 (2)	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	—	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	—	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation	1	1111	XXXX	XXXX	XXXX	None	4
POP	—	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	—	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

TABLE 25-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as an input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

ΒZ	BZ Branch if Zero								
Synta	ax:	[label] BZ	n						
Oper	ands:	-128 ≤ n ≤ 1	$-128 \le n \le 127$						
Oper	ation:	if Zero bit is (PC) + 2	'1' + 2n → I	PC					
Statu	s Affected:	None							
Enco	ding:	1110	0000	nnr	in nnnn				
Description: If the Zero bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.									
Word	ls:	1							
Cycle	es:	1(2)	1(2)						
Q C If Ju	ycle Activity: mp:								
	Q1	Q2	Q3	1	Q4				
	Decode	Read literal 'n'	Proce Data	SS a	Write to PC				
	No	No	No		No				
	operation	operation	operat	ion	operation				
If No	o Jump:								
1	Q1	Q2	Q3		Q4				
	Decode	Read literal	Proce	SS	No				
		'n	Data	à	operation				
Exam	<u>nple:</u> Before Instruc	HERE	BZ	Jump					
	PC After Instruction	= address	(HERE)					
	If Zero PC If Zero PC	= 1; = address = 0; = address	(Jump) (HERE) + 2)	1				

CALL	CALL Subroutine Call								
Syntax:	[label] C	ALL k[,	s]						
Operands:	0 ≤ k ≤ 1048575 s ∈ [0,1]								
Operation: $(PC) + 4 \rightarrow TOS;$ $k \rightarrow PC<20:1>$ if s = 1 $(W) \rightarrow WS;$ $(STATUS) \rightarrow STATUSS;$ $(BSR) \rightarrow BSRS$									
Status Affected:	None								
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	110s k ₁₉ kkk	k ₇ kl kkk	kk :k	kkkk ₀ kkkk ₈				
	memory rat (PC + 4) is stack. If 's' BSR register respective STATUSS a update occ 20-bit value CALL is a t	memory range. First, return address (PC + 4) is pushed onto the return stack. If 's' = 1, the W, STATUS and BSR registers are also pushed into their respective shadow registers, WS, STATUSS and BSRS. If 's' = 0, no update occurs (default). Then, the 20-bit value 'k' is loaded into PC<20:1>.							
Words:	2								
Cycles:	2								
Q Cycle Activity:									
Q1	Q2	Q3	3		Q4				
Decode	Read literal 'k'<7:0>,	Push P stac	C to k	Rea 'k'∢ Wri	ad literal <19:8>, te to PC				
No operation	No operation	No operat	ion	ор	No eration				
Example: HERE CALL THERE, 1					L				
Before Instruction PC = address (HERE)									
PC TOS WS BSRS STATUSS	= address = address = W = BSR S= STATUS	S (THER S (HERE	E) +4))					

DAW	Decimal A	Adjust W Re	gister	DECF	Decreme	nt f			
Syntax:	[label] DA	٩W		Syntax:	[label] D	ECF f[,d[,a]			
Operands:	None			Operands:	$0 \le f \le 255$	$0 \le f \le 255$			
Operation:	lf [W<3:0> :	> 9] or [DC = :	1] then		d ∈ [0,1]	d ∈ [0,1]			
	(W<3:0>) +	$6 \rightarrow W < 3:0>;$		0	a ∈ [0,1]	a ∈ [0,1]			
	else (W<3.0>)	→ W<3.0>		Operation:	$(f) - 1 \rightarrow de$	est			
	Status Affected:		C, DC, N, C	DV, Z					
	If [W<7:4> :	> 9] or [C = 1]	then	Encoding:	0000	01da ff	ff ffff		
	(VV<7:4>) + else	$b \rightarrow VV < 7:4>;$		Description:	Decrement	register 'f'. If	'd' is '0', the		
	(W<7:4>) –	→ W<7:4>			result is sto	red back in re	eqister 'f'		
Status Affected:	С				(default). If	'a' is '0', the /	Access Bank		
Encoding:	0000	0000 00	00 0111		will be sele	cted, overridir	ng the BSR		
Description:	DAW adjust	s the eight-bit	value in W		selected as	per the BSR	value (default).		
	resulting fro	om the earlier a	addition of two	Words:	1				
	variables (e	ach in packed	l BCD format) acked BCD	Cycles:	1				
	result.			Q Cycle Activity:					
Words:	1			Q1	Q2	Q3	Q4		
Cycles:	1			Decode	Read	Process	Write to		
Q Cycle Activity:					register 'f'	Data	destination		
Q1	Q2	Q3	Q4	F or and a					
Decode	Read	Process	Write	Example:	DECF	DECF CNT, 1, 0			
	register W	Data	W	Before Instru	iction – 0x01				
Example 1:	DAM			Z	= 0				
Example 1.	DAW			After Instruct	ion				
W	= 0xA5			CN 1 7	= 0x00 = 1				
C	= 0			-					
DC	= 0								
After Instructio	on — 0x05								
C	= 0005								
DC	= 0								
Example 2:									
Before Instruc	tion								
W	= 0xCE								
C	= 0								
After Instructio	n – U								
W	= 0x34								
С	= 1								
DC	= 0								

27.4.3 TIMING DIAGRAMS AND SPECIFICATIONS



TABLE 27-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
1A	Fosc	External CLKI Frequency ⁽¹⁾	DC	25	MHz	EC, ECIO ⁽²⁾ (-40°C to +85°C)
			DC	40	MHz	EC, ECIO
			DC	25	MHz	EC, ECIO (+85°C to +125°C)
		Oscillator Frequency ⁽¹⁾	DC	4	MHz	RC oscillator
			0.1	4	MHz	XT oscillator
			4	25	MHz	HS oscillator
			4	10	MHz	HS + PLL oscillator
			4	6.25	MHz	HS + PLL oscillator ⁽²⁾
			5	33	kHz	LP Oscillator mode
1	Tosc	External CLKI Period ⁽¹⁾	25		ns	EC, ECIO
			40	—	ns	EC, ECIO ⁽²⁾
			40	—	ns	EC, ECIO (+85°C to +125°C)
		Oscillator Period ⁽¹⁾	250	—	ns	RC oscillator
			250	10,000	ns	XT oscillator
			40	250	ns	HS oscillator
			100	250	ns	HS + PLL oscillator
			20	200	115	
2	Tev	Instruction Cycle Time(1)	100	200	μs	L_F Uscillator
2	Toel	External Clock in (OSC1)	30		ns	XT oscillator
5	TosH	High or Low Time	25			
			2.5		μο ns	HS oscillator
4	TosR	External Clock in (OSC1)		20	ns	XT oscillator
'	TosF	Rise or Fall Time		50	ns	
				7.5	ns	HS oscillator

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

2: PIC18F6525/6621/8525/8621 devices using external memory interface.

Param. No	Symbol	bol Characteristics Min		Тур	Мах	Units
167	Tacc	Address Valid to Data Valid	0.75 Tcy – 25	—	—	ns
168	Тое	$\overline{OE}\downarrow$ to Data Valid		_	0.5 Tcy – 25	ns
169	TalL2oeH	ALE ↓ to OE ↑	0.625 Tcy – 10	_	0.625 Tcy + 10	ns
171	TalH2csL	Chip Enable Active to ALE \downarrow	—	—	10	ns
171A	TubL2oeH	AD Valid to Chip Enable Active	0.25 Tcy - 20	_	_	ns

FIGURE 27-8:

PROGRAM MEMORY WRITE TIMING DIAGRAM



TABLE 27-10:	PROGRAM MEMORY WRITE TIMING REQUIREMENTS
--------------	--

Param. No	Symbol	Characteristics	aracteristics Min			Units
150	TadV2alL	Address Out Valid to ALE \downarrow (address setup time)	0.25 Tcy – 10	—	_	ns
151	TalL2adl	ALE \downarrow to Address Out Invalid (address hold time)	5	—	_	ns
153	TwrH2adl	WRn \uparrow to Data Out Invalid (data hold time)	5	—		ns
154	TwrL	WRn Pulse Width	0.5 TCY – 5	0.5 TCY		ns
156	TadV2wrH	Data Valid before WRn ↑ (data setup time)	0.5 Tcy – 10	—	_	ns
157	TbsV2wrL	Byte Select Valid before WRn \downarrow (byte select setup time)	0.25 TCY	_	_	ns
157A	TwrH2bsl	WRn \uparrow to Byte Select Invalid (byte select hold time)	0.125 TCY – 5	—		ns
166	TalH2alH	ALE \uparrow to ALE \uparrow (cycle time)		TCY		ns

© 2003-2013 Microchip Technology Inc.

Param. No.	Symbol		Character	istic	Min	Max	Units	Conditions
50	TccL	CCPx Input Low Time	No prescaler		0.5 Tcy + 20	—	ns	
			With prescaler	PIC18F6525/6621/ 8525/8621	10	—	ns	
				PIC18LF6X2X/8X2X	20		ns	
51	ТссН	CCPx Input High Time	No prescaler		0.5 TCY + 20	_	ns	
			With prescaler	PIC18F6525/6621/ 8525/8621	10	_	ns	
				PIC18LF6X2X/8X2X	20	—	ns	
52	TccP	CCPx Input Period			<u>3 Tcy + 40</u> N	—	ns	N = prescale value (1,4 or 16)
53	TccR	CCPx Output Rise Time		PIC18F6525/6621/ 8525/8621	—	25	ns	
				PIC18LF6X2X/8X2X	—	45	ns	
54	TccF	CCPx Output Fall Time		PIC18F6525/6621/ 8525/8621	—	25	ns	
				PIC18LF6X2X/8X2X	—	45	ns	

TABLE 27-13: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL ECCP/CCP MODULES)

FIGURE 27-13: PARALLEL SLAVE PORT TIMING (PIC18F8525/8621)











FIGURE 28-25: MINIMUM AND MAXIMUM VIN vs. VDD (ST INPUT, -40°C TO +125°C)



