



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	69
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.75K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f8621-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



FIGURE 3-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1



FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



TADLE 4	<b>.</b>	GISTERF								
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	— — — Top-of-Stack Upper Byte (TOS<20:16>)								0 0000	32, 42
TOSH	Top-of-Stack	Top-of-Stack High Byte (TOS<15:8>)								32, 42
TOSL	Top-of-Stack	Low Byte (TC	)S<7:0>)						0000 0000	32, 42
STKPTR	STKFUL	STKUNF	_	Return Stack	Pointer				00-0 0000	32, 43
PCLATU		—	_	Holding Regi	ster for PC<2	0:16>			0 0000	32, 44
PCLATH	Holding Reg	ister for PC<1	5:8>						0000 0000	32, 44
PCL	PC Low Byte	e (PC<7:0>)							0000 0000	32, 44
TBLPTRU		— — bit 21 <sup>(2)</sup> Program Memory Table Pointer Upper Byte (TBLPTR<20:16>								32, 69
TBLPTRH	Program Me	mory Table Po	ointer High By	rte (TBLPTR<1	15:8>)				0000 0000	32, 69
TBLPTRL	Program Me	mory Table Po	pinter Low Byt	te (TBLPTR<7	:0>)				0000 0000	32, 69
TABLAT	Program Me	mory Table La	itch						0000 0000	32, 69
PRODH	Product Reg	jister High Byte	e						xxxx xxxx	32, 85
PRODL	Product Reg	ister Low Byte	•	•					XXXX XXXX	32, 85
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	32, 89
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	1111 1111	32, 90
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	1100 0000	32, 91
INDF0	Uses conten	ts of FSR0 to a	iddress data n	nemory – value	e of FSR0 not	changed (not	a physical reg	gister)	N/A	56
POSTINC0	Uses conten (not a physic	ts of FSR0 to a al register)	iddress data n	nemory – value	e of FSR0 pos	t-incremented	ł		N/A	56
POSTDEC0	Uses conten (not a physic	ts of FSR0 to a al register)	iddress data n	nemory – value	e of FSR0 pos	t-decremente	d		N/A	56
PREINC0	Uses conten	ts of FSR0 to a	iddress data n	nemory – value	e of FSR0 pre-	-incremented	(not a physica	l register)	N/A	56
PLUSW0	Uses conten (not a physic	nts of FSR0 to cal register) – v	address data /alue of FSR(	memory – val ) offset by valu	ue of FSR0 p ıe in WREG	re-increment	ed		N/A	56
FSR0H	_	_	_	_	Indirect Data	Memory Ad	dress Pointer	0 High Byte	0000	32, 56
FSR0L	Indirect Data	a Memory Add	ress Pointer (	) Low Byte					xxxx xxxx	32, 56
WREG	Working Reg	gister							xxxx xxxx	32
INDF1	Uses conten	ts of FSR1 to	address data	memory - val	ue of FSR1 n	ot changed (	not a physical	register)	N/A	56
POSTINC1	Uses conten (not a physic	nts of FSR1 to cal register)	address data	memory – val	ue of FSR1 p	ost-incremen	ted		N/A	56
POSTDEC1	Uses conten (not a physic	nts of FSR1 to cal register)	address data	memory – val	ue of FSR1 p	ost-decreme	nted		N/A	56
PREINC1	Uses conten	ts of FSR1 to	address data	memory – valu	ue of FSR1 pr	e-incremente	ed (not a phys	ical register)	N/A	56
PLUSW1	Uses conten (not a physic	nts of FSR1 to cal register) – v	address data /alue of FSR1	memory – val I offset by valu	ue of FSR1 p ie in WREG	re-increment	ed		N/A	56
FSR1H	_	—	—	—	Indirect Data	Memory Ad	dress Pointer	1 High Byte	0000	32, 56
FSR1L	Indirect Data	a Memory Add	ress Pointer 1	Low Byte					xxxx xxxx	33, 56
BSR		_	_	—	Bank Select	Register			0000	33, 55
INDF2	Uses conten	ts of FSR2 to	address data	memory - val	ue of FSR2 n	ot changed (	not a physical	register)	N/A	56
POSTINC2	Uses conten (not a physic	ts of FSR2 to cal register)	address data	memory – val	ue of FSR2 p	ost-incremen	ted		N/A	56
POSTDEC2	Uses contents of FSR2 to address data memory – value of FSR2 post-decremented N/A 56 (not a physical register)								56	
Legend: Note 1:	x = unknowr RA6 and ass	n, u = unchang sociated bits a	ged, – = unim re configured	plemented, q l as a port pin	= value depe in RCIO and	nds on cond ECIO Oscilla	ition ator modes or	nly and read	'0' in all other	1

TABLE 4-3	REGISTER FILE SUMMARY
IADLL TJ.	

**1:** RA6 and associated bits are configured as a port pin in RCIO and ECIO Oscillator modes only and read '0' in all other oscillator modes.

**2:** Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers are unused on PIC18F6525/6621 devices and read as '0'.

4: RG5 is available only if MCLR function is disabled in configuration.

5: Enabled only in Microcontroller mode for PIC18F8525/8621 devices.

# FIGURE 5-2: TABLE WRITE OPERATION



# 5.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

## 5.2.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write and erase sequences.

Control bit, EEPGD, determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

Control bit, CFGS, determines if the access will be to the Configuration/Calibration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on Configuration registers regardless of EEPGD (see **Section 24.0 "Special Features of the CPU"**). When clear, memory selection access is determined by EEPGD. The FREE bit, when set, will allow a program memory erase operation. When the FREE bit is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a  $\overline{\text{MCLR}}$ Reset or a WDT Time-out Reset during normal operation. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR) due to Reset values of zero.

Note:	During normal operation, the WRERR bit				
	is read as '1'. This can indicate that a write				
	operation was prematurely terminated by				
	a Reset, or a write operation was				
	attempted improperly.				

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.

Note: Interrupt flag bit, EEIF in the PIR2 register, is set when the write is complete. It must be cleared in software.

# 7.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

# 7.6 Protection Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, the WREN bit is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

# 7.7 Operation During Code-Protect

Data EEPROM memory has its own code-protect mechanism. External read and write operations are disabled if either of these mechanisms are enabled. Refer to **Section 24.0** "**Special Features of the CPU**", for additional information.

## 7.8 Using the Data EEPROM

The data EEPROM is a high endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specification D124. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 7-3.

; Start at address 0 CLRF EEADR CLRF EEADRH ; BCF EECON1, CFGS ; Set for memory BCF EECON1, EEPGD ; Set for Data EEPROM BCF INTCON, GIE ; Disable interrupts EECON1, WREN BSF ; Enable writes ; Loop to refresh array gool BSF EECON1, RD ; Read current address MOVLW 55h ; EECON2 MOVWF ; Write 55h MOVLW AAh ; ; Write AAh MOVWF EECON2 EECON1, WR BSF ; Set WR bit to begin write BTFSC EECON1, WR ; Wait for write to complete BRA \$-2 INCFSZ EEADR, F ; Increment address BRA ; Not zero, do it again Loop ; Increment the high address INCFSZ EEADRH, F BRA Loop ; Not zero, do it again ; Disable writes BCF EECON1, WREN BSF INTCON, GIE ; Enable interrupts

EXAMPLE 7-3: DATA EEPROM REFRESH ROUTINE

## 9.1 INTCON Registers

The INTCON registers are readable and writable registers which contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

### REGISTER 9-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
bit 7							bit 0

bit 7 **GIE/GIEH:** Global Interrupt Enable bit When IPEN (RCON<7>) = 0: 1 = Enables all unmasked interrupts 0 = Disables all interrupts When IPEN (RCON<7>) = 1: 1 = Enables all high priority interrupts 0 = Disables all interrupts bit 6 PEIE/GIEL: Peripheral Interrupt Enable bit When IPEN (RCON<7>) = 0: 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts When IPEN (RCON<7>) = 1: 1 = Enables all low priority peripheral interrupts 0 = Disables all low priority peripheral interrupts bit 5 TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt bit 4 INTOIE: INTO External Interrupt Enable bit 1 = Enables the INT0 external interrupt 0 = Disables the INT0 external interrupt bit 3 RBIE: RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt bit 2 TMR0IF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow bit 1 **INTOIF:** INTO External Interrupt Flag bit 1 = The INT0 external interrupt occurred (must be cleared in software) 0 = The INT0 external interrupt did not occur **RBIF:** RB Port Change Interrupt Flag bit bit 0 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state A mismatch condition will continue to set this bit. Reading PORTB will end the Note: mismatch condition and allow the bit to be cleared.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Name	Bit#	Buffer Type	Function
RE0/AD8/RD/P2D	bit 0	ST/TTL <sup>(1)</sup>	Input/output port pin, address/data bit 8, read control for Parallel Slave Port or Enhanced PWM 2 output P2D For RD (PSP Control mode): 1 = Not a read operation 0 = Read operation, reads PORTD register (if chip selected)
RE1/AD9/WR/P2C	bit 1	ST/TTL <sup>(1)</sup>	Input/output port pin, address/data bit 9, write control for Parallel Slave Port or Enhanced PWM 2 output P2C For WR (PSP Control mode): 1 = Not a write operation 0 = Write operation, writes PORTD register (if chip selected)
RE2/AD10/CS/P2B	bit 2	ST/TTL <sup>(1)</sup>	Input/output port pin, address/data bit 10, chip select control for Parallel Slave Port or Enhanced PWM 2 output P2B For CS (PSP Control mode): 1 = Device is not selected 0 = Device is selected
RE3/AD11/P3C <sup>(2)</sup>	bit 3	ST/TTL <sup>(1)</sup>	Input/output port pin, address/data bit 11 or Enhanced PWM 3 output P3C.
RE4/AD12/P3B <sup>(2)</sup>	bit 4	ST/TTL <sup>(1)</sup>	Input/output port pin, address/data bit 12 or Enhanced PWM 3 output P3B.
RE5/AD13/P1C <sup>(2)</sup>	bit 5	ST/TTL <sup>(1)</sup>	Input/output port pin, address/data bit 13 or Enhanced PWM 1 output P1C.
RE6/AD14/P1B <sup>(2)</sup>	bit 6	ST/TTL <sup>(1)</sup>	Input/output port pin, address/data bit 14 or Enhanced PWM 1 output P1B.
RE7/AD15/ ECCP2 <sup>(3)</sup> /P2A <sup>(3)</sup>	bit 7	ST/TTL <sup>(1)</sup>	Input/output port pin, address/data bit 15, Enhanced Capture 2 input/ Compare 2 output/PWM 2 output or Enhanced PWM 2 output P2A.

# TABLE 10-9:PORTE FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

**Note 1:** Input buffers are Schmitt Triggers when in I/O or CCP/ECCP modes and TTL buffers when in System Bus or PSP Control modes.

2: Valid for all PIC18F6525/6621 devices and PIC18F8525/8621 devices when ECCPMX is set. Alternate assignments for P1B/P1C/P3B/P3C are RH7, RH6, RH5 and RH4, respectively.

3: Valid for all PIC18F6525/6621 devices and PIC18F8525/8621 devices in Microcontroller mode when CCP2MX is not set. RC1 is the default assignment for ECCP2/P2A for all devices in Microcontroller mode when CCP2MX is set; RB3 is the alternate assignment for PIC18F8525/8621 devices in operating modes except Microcontroller mode when CCP2MX is not set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
TRISE	PORTE	PORTE Data Direction Control Register							1111 1111	1111 1111
PORTE	Read PC	Read PORTE pin/Write PORTE Data Latch xxxx xxxx uuuu uuuu							uuuu uuuu	
LATE	Read PC	Read PORTE Data Latch/Write PORTE Data Latch xxxx xxxx uuuu uuuu								
MEMCON <sup>(1)</sup>	EBDIS		WAIT1	WAIT0	—		WM1	WM0	0-0000	000000
PSPCON <sup>(2)</sup>	IBF	OBF	IBOV	PSPMODE			—		0000	0000

**Legend:** x = unknown, u = unchanged, --- = unimplemented, read as '0'. Shaded cells are not used by PORTE.

Note 1: This register is unused on PIC18F6525/6621 devices and reads as '0'.

2: Enabled only in Microcontroller mode for PIC18F8525/8621 devices.



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x			
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D			
bit 7							bit 0			
SPEN: S	erial Port Enal	ble bit								
1 = Seria 0 = Seria	al port enabled al port disable	d (configures d (held in Re	s RXx/DTx a eset)	and TXx/CKx	pins as ser	ial port pins)				
<b>RX9:</b> 9-bi	t Receive Ena	able bit								
1 = Sele	cts 9-bit recep	otion								
0 = Sele	cts 8-bit recep	otion								
SREN: S	ingle Receive	Enable bit								
Asynchro	<u>nous mode</u> :									
Don't car	e. Aug mada	laatari								
1 = Enab	oles single rec	eive								
0 = Disa	bles single red	ceive								
This bit is	cleared after	reception is	complete.							
Synchron Don't car	<u>ous mode – S</u> e.	<u>Slave:</u>								
CREN: C	ontinuous Re	ceive Enable	e bit							
Asynchro	nous mode:									
1 = Enab	oles receiver									
0 = Disal										
1 = Enab	oles continuou	s receive ur	ntil enable b	it CREN is cl	eared (CRE	N overrides	SREN)			
0 = Disa	oles continuou	us receive								
ADDEN:	Address Dete	ct Enable bi	t							
<u>Asynchro</u>	nous mode 9-	<u>-bit (RX9 = 1</u>	<u>)</u> :							
1 = Enab	oles address c	letection, er	ables interr	upt and load	ls the receiv	ve buffer whe	en RSR<8>			
0 = Disal	ι bles address (	detection, al	l bytes are r	eceived and	ninth bit ca	n be used as	s parity bit			
Asynchro	nous mode 9-	-bit (RX9 = 0	)):				, point) 211			
Don't car	e.	<b>L</b>								
FERR: Framing Error bit										
1 = Fram 0 = No fr	ning error (can aming error	be updated	by reading	RCREGx re	gister and r	eceive next	valid byte)			
OERR: C	verrun Error b	oit								
1 = Over	run error (can	be cleared	by clearing	bit CREN)						
0 = No o	verrun error									
RX9D: 9t	h bit of Receiv	ved Data								
This can	be address/da	ata bit or a p	arity bit and	must be cal	culated by ι	user firmware	Э.			
Legend:										
R = Read	lable bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as	'0'			
-n = Value	e at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown			

#### 20.0 **10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE**

The analog-to-digital (A/D) converter module has 12 inputs for the PIC18F6525/6621 devices and 16 for the PIC18F8525/8621 devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

A new feature for the A/D converter is the addition of programmable acquisition time. This feature allows the user to select a new channel for conversion and setting the GO/DONE bit immediately. When the GO/DONE bit is set, the selected channel is sampled for the programmed acquisition time before a conversion is actually started. This removes the firmware overhead that may have been required to allow for an acquisition (sampling) period (see Register 20-3 and Section 20.5 "A/D Conversions").

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 20-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 20-2, configures the functions of the port pins. The ADCON2 register, shown in Register 20-3, configures the A/D clock source, justification and auto-acquisition time.

## REGISTER 20-1: ADCON0: A/D CONTROL REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
-	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-2 CHS3:CHS0: Analog Channel Select bits

0000 = Channel 0 (AN0)
0001 = Channel 1 (AN1)
0010 = Channel 2 (AN2)
0011 = Channel 3 (AN3)
0100 = Channel 4 (AN4)
0101 = Channel 5 (AN5)
0110 = Channel 6 (AN6)
0111 = Channel 7 (AN7)
1000 = Channel 8 (AN8)
1001 = Channel 9 (AN9)
1010 = Channel 10 (AN10)
1011 = Channel 11 (AN11)
1100 = Channel 12 (AN12)(1)
$1101 = Channel 13 (AN13)^{(1)}$

- 1110 = Channel 14 (AN14)<sup>(1)</sup>
- 1111 = Channel 15 (AN15)<sup>(1)</sup>

Note 1: These channels are not available on the PIC18F6525/6621 (64-pin) devices.

#### GO/DONE: A/D Conversion Status bit bit 1

When ADON = 1:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress

ADON: A/D On bit bit 0

1 = A/D converter module is enabled

0 = A/D converter module is disabled

## I egend.

Logena.						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

REGISTER 20-3:	ADCON2:	A/D CONT	ROL REG	ISTER 2						
	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0		
	bit 7							bit 0		
bit 7	ADFM: A/D	Result For	mat Select b	oit						
	1 = Right ju 0 = Left jus	ustified tified								
bit 6	Unimplem	ented: Read	<b>d as</b> '0'							
bit 5-3	ACQT2:AC	<b>:QT0:</b> A/D A	cquisition T	ime Select b	oits					
	000 = 0 TA	D <sup>(1)</sup>	•							
	001 = 2 TA	D								
	010 = 4 TAD									
	011 = 6 TAD									
	100 = 8 IA	D AD								
	101 = 12 II	AD AD								
	111 = 20 T	AD								
bit 2-0	ADCS2:AD	DCS0: A/D C	Conversion (	Clock Select	bits					
	000 = Fos	c/2								
	001 = FOS	c/8								
	010 = Fosc	c/32			\(1)					
	011 = FRC		ed from A/D	RC oscillato	or)(")					
	100 = FOSC 101 = FOSC	5/4 C/16								
	110 = Fos	c/64								
	111 = FRC	(clock derive	ed from A/D	RC oscillato	or) <sup>(1)</sup>					
<b>Note 1:</b> If the A/D FRC clock source is selected, a delay of one TCY (instruction or added before the A/D clock starts. This allows the SLEEP instruction to be exbefore starting a conversion.								on cycle) is e executed		
	Lanard							]		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 20.4 Configuring Analog Port Pins

The ADCON1, TRISA, TRISF and TRISH registers control the operation of the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as a digital input will convert as an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
  - Analog levels on any pin defined as a digital input may cause the input buffer to consume current out of the device's specification limits.

# 20.5 A/D Conversions

Figure 20-3 shows the operation of the A/D converter after the GODONE bit has been set. Clearing the GO/ DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2 TAD wait is required before the next acquisition is started. After this 2 TAD wait, acquisition on the selected channel is automatically started.

**Note:** The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

## FIGURE 20-3: A/D CONVERSION TAD CYCLES



#### **REGISTER 24-6:** CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

R/P-1	U-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1
DEBUG	—	—	—	—	LVP	—	STVREN
bit 7							bit 0

bit 7 DEBUG: Background Debugger Enable bit

> 1 = Background debugger disabled. RB6 and RB7 configured as general purpose I/O pins. 0 = Background debugger enabled. RB6 and RB7 are dedicated to in-circuit debug.

- bit 6-3 Unimplemented: Read as '0'
- bit 2 LVP: Low-Voltage ICSP Enable bit
  - 1 = Low-Voltage ICSP enabled
  - 0 = Low-Voltage ICSP disabled
- bit 1 Unimplemented: Read as '0'
- bit 0 STVREN: Stack Full/Underflow Reset Enable bit
  - 1 = Stack full/underflow will cause Reset
  - 0 = Stack full/underflow will not cause Reset

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

#### REGISTER 24-7: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—	—	—	— СР3 <sup>(1)</sup> СР		CP1	CP0
bit 7							bit 0

- bit 7-4 Unimplemented: Read as '0'
- bit 3 **CP3:** Code Protection bit<sup>(1)</sup>
  - 1 = Block 3 (00C000-00FFFFh) not code-protected
  - 0 = Block 3 (00C000-00FFFFh) code-protected

Note 1: Unimplemented in PIC18FX525 devices; maintain this bit set.

- bit 2 CP2: Code Protection bit
  - 1 = Block 2 (008000-00BFFFh) not code-protected
  - 0 = Block 2 (008000-00BFFFh) code-protected
- bit 1 CP1: Code Protection bit
  - 1 = Block 1 (004000-007FFFh) not code-protected
  - 0 = Block 1 (004000-007FFFh) code-protected
- bit 0 CP0: Code Protection bit
  - 1 = Block 0 (000800-003FFFh) not code-protected
  - 0 = Block 0 (000800-003FFFh) code-protected

Legend:
---------

Logona.		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when device	e is unprogrammed	u = Unchanged from programmed state



### FIGURE 24-4: TABLE WRITE (WRTn) DISALLOWED

#### FIGURE 24-5: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED



# 25.0 INSTRUCTION SET SUMMARY

The PIC18 instruction set adds many enhancements to the previous PIC<sup>®</sup> instruction sets, while maintaining an easy migration from these PIC instruction sets.

Most instructions are a single program memory word (16 bits), but there are three instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18 instruction set summary in Table 25-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 25-1 shows the opcode field descriptions.

Most **byte-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction.

The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the call or return instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for three double-word instructions. These three instructions were made double-word instructions so that all the required information is available in these 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s. Two-word branch instructions (if true) would take 3  $\mu$ s.

Figure 25-1 shows the general formats that the instructions can have.

All examples use the format 'nnh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 25-2, lists the instructions recognized by the Microchip MPASM<sup>™</sup> Assembler.

Section 25.1 "Instruction Set" provides a description of each instruction.

# FIGURE 27-3: LOW-VOLTAGE DETECT CHARACTERISTICS



TABLE 27-3:	LOW-VOLTAGE DETECT CHARACTERISTICS
	LOW VOLIACE DETECT ONANAOTENIOTIO

LOW-VOLTAGE DETECT CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated} \\ \mbox{Operating temperature } -40^{\circ}\mbox{C} \leq T\mbox{A} \leq +85^{\circ}\mbox{C for industrial} \\ -40^{\circ}\mbox{C} \leq T\mbox{A} \leq +125^{\circ}\mbox{C for extended} \end{array}$					
Param No.	Symbol	Characteris	Characteristic			Max	Units	Conditions
D420	Vlvd	LVD Voltage on VDD	LVV = 0000	—	_	—	V	
		transition high-to-low	LVV = 0001	1.96	2.06	2.16	V	
			LVV = 0010	2.16	2.27	2.38	V	
			LVV = 0011	2.35	2.47	2.59	V	
			LVV = 0100	2.46	2.58	2.71	V	
			LVV = 0101	2.64	2.78	2.92	V	
			LVV = 0110	2.75	2.89	3.03	V	
			LVV = 0111	2.95	3.10	3.26	V	
			LVV = 1000	3.24	3.41	3.58	V	
			LVV = 1001	3.43	3.61	3.79	V	
			LVV = 1010	3.53	3.72	3.91	V	
			LVV = 1011	3.72	3.92	4.12	V	
			LVV = 1100	3.92	4.13	4.33	V	
			LVV = 1101	4.11	4.33	4.55	V	
			LVV = 1110	4.41	4.64	4.87	V	
D423	VBG	Band Gap Reference	Voltage Value	_	1.22	_	V	

† Production tested at TAMB = 25°C. Specifications over temp. limits ensured by characterization.

Param. No.	Symbol	Charact	eristic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0	—	μs	PIC18F6525/6621/8525/ 8621 must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μS	PIC18F6525/6621/8525/ 8621 must operate at a minimum of 10 MHz
			MSSP module	1.5 TCY	—		
101	TLOW	Clock Low Time	100 kHz mode	4.7	—	μS	PIC18F6525/6621/8525/ 8621 must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μS	PIC18F6525/6621/8525/ 8621 must operate at a minimum of 10 MHz
			MSSP module	1.5 TCY	_		
102	102 TR S	SDA and SCL Rise	100 kHz mode	—	1000	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL Fall	100 kHz mode	—	300	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition	100 kHz mode	4.7	—	μS	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6	—	μS	Start condition
91	THD:STA	Start Condition	100 kHz mode	4.0	—	μS	After this period, the first
		Hold lime	400 kHz mode	0.6	—	μS	clock pulse is generated
106	THD:DAT	Data Input Hold	100 kHz mode	0	—	ns	
		Time	400 kHz mode	0	0.9	μS	
107	TSU:DAT	Data Input Setup	100 kHz mode	250	—	ns	(Note 2)
		Time	400 kHz mode	100	—	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μS	
		Setup Time	400 kHz mode	0.6	—	μS	
109	ΤΑΑ	Output Valid from	100 kHz mode	—	3500	ns	(Note 1)
		Clock	400 kHz mode	—	—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be free
			400 kHz mode	1.3	—	μS	can start
D102	Св	Bus Capacitive Load	ding	—	400	pF	

# TABLE 27-20: I<sup>2</sup>C<sup>™</sup> BUS DATA REQUIREMENTS (SLAVE MODE)

**Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I<sup>2</sup>C<sup>™</sup> bus device can be used in a Standard mode I<sup>2</sup>C bus system but the requirement TSU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line.

TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification) before the SCL line is released.



### FIGURE 28-7: TYPICAL IDD vs. Fosc OVER VDD (LP MODE)





© 2003-2013 Microchip Technology Inc.







FIGURE 28-21: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 5V, -40°C TO +125°C)

## 80-Lead Plastic Thin Quad Flatpack (PT) 12x12x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES			MILLIMETERS*		
Dimension Lir	nits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		80			80		
Pitch	р		.020			0.50		
Pins per Side	n1		20			20		
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20	
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05	
Standoff	A1	.002	.004	.006	0.05	0.10	0.15	
Foot Length	L	.018	.024	.030	0.45	0.60	0.75	
Footprint (Reference)	(F)		.039			1.00		
Foot Angle	φ	0	3.5	7	0	3.5	7	
Overall Width	E	.541	.551	.561	13.75	14.00	14.25	
Overall Length	D	.541	.551	.561	13.75	14.00	14.25	
Molded Package Width	E1	.463	.472	.482	11.75	12.00	12.25	
Molded Package Length	D1	.463	.472	.482	11.75	12.00	12.25	
Lead Thickness	с	.004	.006	.008	0.09	0.15	0.20	
Lead Width	В	.007	.009	.011	0.17	0.22	0.27	
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	

\*Controlling Parameter

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-026 Drawing No. C04-092

# Ρ

Packaging	373
Details	374
Marking	
Parallel Slave Port (PSP)	111, 128
Associated Registers	
RE0/AD8/RD/P2D Pin	128
RF1/AD9/WR/P2C Pin	128
RE2/AD10/CS/P2B Pin	128
Select (PSPMODE Bit)	111 128
Phase Locked Loop (PLL)	22
Plase Lucked Luop (FLL)	20 201
DICETART Dive Development Drogrommer	۱ ۲۵ مدد
PIE Registers	95
PIN FUNCTIONS	
AVDD	20
AVss	20
MCLR/VPP/RG5	11
OSC1/CLKI	11
OSC2/CLKO/RA6	11
RA0/AN0	12
RA1/AN1	12
RA2/AN2/VREF	12
RA3/AN3/VREF+	12
RA4/T0CKI	12
RA5/AN4/LVDIN	12
RA6	12
RB0/INT0/FLT0	13
RB1/INT1	
RB2/INT2	13
RB3/INT3/FCCP2/P2A	13
RB4/KBI0	13
RB5/KBI1/PGM	
RB6/KBI2/PGC	13 13
RB7/KBI3/PGD	13
	10 14
	+ ۱ ۱ ۸
RC1/T1051/ECCF2/F2R	۲4۱4 ۱۸
	14 14
	14
RC4/SDI/SDA	14
RC6/TX1/CK1	
RC7/RX1/DT1	14
RD0/AD0/PSP0	
RD1/AD1/PSP1	15
RD2/AD2/PSP2	15
RD3/AD3/PSP3	15
RD4/AD4/PSP4	15
RD5/AD5/PSP5	15
RD6/AD6/PSP6	15
RD7/AD7/PSP7	15
RE0/AD8/RD/P2D	16
RE1/AD9/WR/P2C	16
RE2/AD10/CS/P2B	16
RE3/AD11/P3C	16
RE4/AD12/P3B	
RE5/AD13/P1C	
RE6/AD14/P1B	
RE7/AD15/ECCP2/P2A	
RF0/AN5	17
RF1/AN6/C2OUT	
RF2/AN7/C10UT	

RF3/AN8	17
RF4/AN9	17
RF5/AN10/CVREF	17
RF6/AN11	
RF7/SS	17
RG0/ECCP3/P3A	18
RG1/TX2/CK2	
	10
RG2/RA2/D12	
RG3/CCP4/P3D	
RG4/CCP5/P1D	
RH0/A16	19
RH1/A17	19
RH2/A18	19
RH3/A19	19
RH4/AN12/P3C	
RH5/AN13/P3B	
RH6/AN14/P1C	19
PH7/AN15/P1B	10
RH7/ANT5/FTD	20
RJ1/OE	
RJ2/ <u>WRL</u>	20
RJ3/WRH	20
RJ4/ <u>BA</u> 0	20
RJ5/CE	20
RJ6/LB	20
RJ7/ <u>UB</u>	
Vn	20
Vss	20
Pinout I/O Descriptions	
DIR Registere	
PIR Registers	
PLL LOCK TIME-OUT	211
Pointer, FSR	
Pointer, FSR POP	50 56 304
Pointer, FSR POP POR. See Power-on Reset.	
Pointer, FSR POP POR. See Power-on Reset. PORTA	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions	105 
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register	105 
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register	105 
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External.	105 105 105 103 103 103 103 103 103 108 108 106 106 102
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External. TRISB Register.	105 105 105 103 103 103 103 103 103 108 108 106 106 102 106
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External. TRISB Register PORTC	105 105 105 103 103 103 103 103 108 108 108 106 106 102 106
Pointer, FSR	105 
Pointer, FSR	
Pointer, FSR	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register PORTC Register PORTC Register PORTC Register PORTC Register	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External TRISB Register PORTC Associated Registers Functions LATC Register PORTC	105 105 105 103 103 103 103 103 103 103 103
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External. TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register RC3/SCK/SCL Pin TRISC Register	105 105 105 103 103 103 103 103 103 103 103 108 106 106 106 106 100 110 110 110 109 109
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register PORTC Register PORTC Register PORTC Register RC3/SCK/SCL Pin TRISC Register.	105 105 105 103 103 103 103 103 103 103 108 108 106 106 106 106 100 110 110 109 109 109
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External. TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register PORTD PORTD	105 105 105 103 103 103 103 103 103 103 103 103 106 106 106 106 102 106 109 109 109 128
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register PORTC Register RC3/SCK/SCL Pin TRISC Register. PORTD Associated Registers	105 105 105 103 103 103 103 103 103 103 103 103 104 105 106 106 106 106 106 102 106 109 109 109 187 109 128 113
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External. TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register PORTC Register RC3/SCK/SCL Pin TRISC Register. PORTD Associated Registers Functions LATC Register PORTD Associated Registers Functions LATC Register PORTD Associated Registers Functions LATC Register PORTD Associated Registers Functions LATC Register PORTD Associated Registers Functions LATC Register PORTD Associated Registers Functions COMPACIENT PORTD COMPACIENT	105 105 105 103 103 103 103 103 103 103 103 103 104 105 106 106 106 106 106 106 106 106 109 109 109 187 109 128 113
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External. TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register PORTD Associated Registers Functions LATC Register PORTD Associated Registers Functions LATD Register PORTD Associated Registers Functions LATD Register	105 105 105 103 103 103 103 103 103 103 103 103 103
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register PORTC Register RC3/SCK/SCL Pin TRISC Register PORTD Associated Registers Functions LATD Register PORTD Associated Registers Functions LATD Register PORTD Associated Registers Functions LATD Register PORTD PORTD Associated Registers Functions LATD Register PORTD PORTD PORTD PORTD PORTO PORTD PORT	105 105 105 103 103 103 103 103 103 103 103
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register RC3/SCK/SCL Pin TRISC Register PORTD Associated Registers Functions LATC Register PORTD Associated Registers Functions LATD Register PORTD Associated Registers Functions LATD Register PORTD PORTD PORTD Register PORTD PORTD PORTD Register PORTD PORTD PORTD Register PORTD PORTD	105 105 105 103 103 103 103 103 103 103 103
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register RC3/SCK/SCL Pin TRISC Register PORTD Associated Registers Functions LATC Register PORTD Associated Registers Functions LATC Register PORTD Associated Registers Functions LATD Register PORTD PORTD Associated Registers Functions LATD Register PORTD PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register TRISD Register TRISD Register TRISD Register	105 105 105 103 103 103 103 103 103 103 103