



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	48KB (24K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf6525-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Dia Maria	Pin Number			Buffer			
	PIC18F6X2X	PIC18F8X2X	Туре	Туре	Description		
MCLR/Vpp/RG5 ⁽⁹⁾	7	9			Master Clear (input) or programming		
MCLR			I	ST	voltage (output). Master Clear (Reset) input. This pin is an active-low Reset to the device.		
Vpp			Р	_	Programming voltage input.		
RG5			I	ST	Digital input.		
OSC1/CLKI OSC1	39	49	I	CMOS/ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in PC mode: otherwise CMOS		
CLKI			I	CMOS	External clock source input. Always associated with pin function OSC1 (see OSC1/CLKI, OSC2/CLKO pins).		
OSC2/CLKO/RA6 OSC2	40	50	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal oscillator mode.		
CLKO			0	_	In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.		
RA6			I/O	TTL	General purpose I/O pin.		
Legend: TTL = TTL com	npatible input	•	СМО	S = CMOS	compatible input or output		
ST = Schmitt	Trigger input with C	CMOS levels	Analo	og = Analog	input		
I = Input			0	= Output			
P = Power			OD	= Open-D)rain (no P diode to עסע)		

TABLE 1-2: PIC18F6525/6621/8525/8621 PINOUT I/O DESCRIPTIONS

= Power

OD = Open-Drain (no P diode to VDD)

Note 1: Alternate assignment for ECCP2/P2A in PIC18F8525/8621 devices when CCP2MX (CONFIG3H<0>) is not set (all Program Memory modes except Microcontroller).

2: Default assignment for ECCP2/P2A when CCP2MX is set (all devices).

3: External memory interface functions are only available on PIC18F8525/8621 devices.

4: Default assignment for P1B/P1C/P3B/P3C for PIC18F8525/8621 devices when ECCPMX (CONFIG3H<1>) is set and for all PIC18F6525/6621 devices.

5: Alternate assignment for ECCP2/P2A in PIC18F8525/8621 devices when CCP2MX is not set (Microcontroller mode).

6: PORTH and PORTJ (and their multiplexed functions) are only available on PIC18F8525/8621 devices.

7: Alternate assignment for P1B/P1C/P3B/P3C for PIC18F8525/8621 devices when ECCPMX (CONFIG3H<1>) is not set.

8: AVDD must be connected to a positive supply and AVSS must be connected to a ground reference for proper operation of the part in user or ICSP™ modes. See parameter D001 for details.

9: RG5 is multiplexed with MCLR and is only available when the MCLR Resets are disabled.

Din Nome	Pin N	umber	Pin	Buffer			
Pin Name	PIC18F6X2X	PIC18F8X2X	Туре	Туре	Description		
					PORTJ is a bidirectional I/O port ⁽⁶⁾ .		
RJ0/ALE	—	62					
RJ0			I/O	ST	Digital I/O.		
ALE			0	TTL	External memory address latch enable.		
RJ1/OE	—	61					
			1/0		Digital I/O.		
			0	116	External memory output enable.		
RJ2/WRL	_	60	1/0	ет			
WRI			0	TTI	External memory write low control.		
R I3/WRH		59	Ū	=			
RJ3			I/O	ST	Digital I/O.		
WRH			0	TTL	External memory write high control.		
RJ4/BA0	_	39					
RJ4			I/O	ST	Digital I/O.		
BA0			0	TTL	System bus byte address 0 control.		
RJ5/CE	—	40					
RJ5			1/0	ST	Digital I/O		
			0	116	External memory access indicator.		
RJ6/LB	_	41	1/0	ет			
			0	TTI	External memory low byte select.		
R 17/11B		42	-				
RJ7		72	I/O	ST	Digital I/O.		
UB			0	TTL	External memory high byte select.		
Vss	9, 25,	11, 31,	Р	—	Ground reference for logic and I/O pins.		
	41, 56	51, 70					
Vdd	10, 26,	12, 32,	Р	—	Positive supply for logic and I/O pins.		
	38, 57	48, 71					
AVss ⁽⁸⁾	20	26	Р	—	Ground reference for analog modules.		
AVdd ⁽⁸⁾	19	25	Р	—	Positive supply for analog modules.		
Lawards TTI TTI saw	and the last increased		01400		a sum atticle instant an autout		

TABLE 1-2: PIC18F6525/6621/8525/8621 PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input

I = Input P = Power = Output

r

OD = Open-Drain (no P diode to VDD)

Note 1: Alternate assignment for ECCP2/P2A in PIC18F8525/8621 devices when CCP2MX (CONFIG3H<0>) is not set (all Program Memory modes except Microcontroller).

0

2: Default assignment for ECCP2/P2A when CCP2MX is set (all devices).

3: External memory interface functions are only available on PIC18F8525/8621 devices.

4: Default assignment for P1B/P1C/P3B/P3C for PIC18F8525/8621 devices when ECCPMX (CONFIG3H<1>) is set and for all PIC18F6525/6621 devices.

5: Alternate assignment for ECCP2/P2A in PIC18F8525/8621 devices when CCP2MX is not set (Microcontroller mode).

6: PORTH and PORTJ (and their multiplexed functions) are only available on PIC18F8525/8621 devices.

7: Alternate assignment for P1B/P1C/P3B/P3C for PIC18F8525/8621 devices when ECCPMX (CONFIG3H<1>) is not set.

8: AVDD must be connected to a positive supply and AVSS must be connected to a ground reference for proper operation of the part in user or ICSP[™] modes. See parameter D001 for details.

9: RG5 is multiplexed with $\overline{\text{MCLR}}$ and is only available when the $\overline{\text{MCLR}}$ Resets are disabled.

7.0 DATA EEPROM MEMORY

The data EEPROM is readable and writable during normal operation over the entire VDD range. The data memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers (SFR).

There are five SFRs used to read and write the program and data EEPROM memory. These registers are:

- EECON1
- EECON2
- EEDATA
- EEADRH
- EEADR

The EEPROM data memory allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write. EEADR and EEADRH hold the address of the EEPROM location being accessed. These devices have 1024 bytes of data EEPROM with an address range from 00h to 3FFh.

The EEPROM data memory is rated for high erase/ write cycles. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature, as well as from chip-to-chip. Please refer to parameter D122 (Section 27.0 "Electrical Characteristics") for exact limits.

7.1 EEADR and EEADRH

The address register pair can address up to a maximum of 1024 bytes of data EEPROM. The two Most Significant bits of the address are stored in EEADRH, while the remaining eight Least Significant bits are stored in EEADR. The six Most Significant bits of EEADRH are unused and are read as '0'.

7.2 EECON1 and EECON2 Registers

EECON1 is the control register for EEPROM memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the EEPROM write sequence.

Control bits RD and WR initiate read and write operations, respectively. These bits cannot be cleared, only set in software. They are cleared in hardware at the completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.

Note:	During normal operation, the WRERR bit					
	is read as '1'. This can indicate that a write					
	operation was prematurely terminated by					
	a Reset, or a write operation was					
	attempted improperly.					

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR) due to the Reset condition forcing the contents of the registers to zero.

Note: Interrupt flag bit, EEIF in the PIR2 register, is set when write is complete. It must be cleared in software.

Name	Bit#	Buffer Type	Function
RD0/AD0 ⁽²⁾ /PSP0	bit 0	ST/TTL ⁽¹⁾	Input/output port pin, address/data bus bit 0 or Parallel Slave Port bit 0.
RD1/AD1 ⁽²⁾ /PSP1	bit 1	ST/TTL ⁽¹⁾	Input/output port pin, address/data bus bit 1 or Parallel Slave Port bit 1.
RD2/AD2 ⁽²⁾ /PSP2	bit 2	ST/TTL ⁽¹⁾	Input/output port pin, address/data bus bit 2 or Parallel Slave Port bit 2.
RD3/AD3 ⁽²⁾ /PSP3	bit 3	ST/TTL ⁽¹⁾	Input/output port pin, address/data bus bit 3 or Parallel Slave Port bit 3.
RD4/AD4 ⁽²⁾ /PSP4	bit 4	ST/TTL ⁽¹⁾	Input/output port pin, address/data bus bit 4 or Parallel Slave Port bit 4.
RD5/AD5 ⁽²⁾ /PSP5	bit 5	ST/TTL ⁽¹⁾	Input/output port pin, address/data bus bit 5 or Parallel Slave Port bit 5.
RD6/AD6 ⁽²⁾ /PSP6	bit 6	ST/TTL ⁽¹⁾	Input/output port pin, address/data bus bit 6 or Parallel Slave Port bit 6.
RD7/AD7 ⁽²⁾ /PSP7	bit 7	ST/TTL ⁽¹⁾	Input/output port pin, address/data bus bit 7 or Parallel Slave Port bit 7.

TABLE 10-7: PORTD FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in System Bus or Parallel Slave Port mode.

2: External memory interface functions are only available on PIC18F8525/8621 devices.

TABLE 10-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
LATD	LATD Da	LATD Data Output Register								uuuu uuuu
TRISD	PORTD	PORTD Data Direction Register 1								1111 1111
PSPCON ⁽¹⁾	IBF	OBF	IBOV	PSPMODE	—	—		—	0000	0000
MEMCON ⁽²⁾	EBDIS	_	WAIT1	WAIT0	_	—	WM1	WM0	0-0000	0-0000

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by PORTD.

Note 1: Enabled only in Microcontroller mode for PIC18F8525/8621 devices.

2: This register is unused on PIC18F6525/6621 devices and reads as '0'.



17.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPRxL:CCPxCON<5:4>. The PWM duty cycle is calculated by the equation:

EQUATION 17-2:

PWM Duty Cycle = (CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPR1L and CCP1CON<5:4> can be written to at any time but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register. The CCPRxH register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the ECCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

EQUATION 17-3:



Note: If the PWM duty cycle value is longer than the PWM period, the ECCP1 pin will not be cleared.

TABLE 17-4: EXA	IPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz
-----------------	--

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

17.4.3 PWM OUTPUT CONFIGURATIONS

The P1M1:P1M0 bits in the CCP1CON register allow one of four configurations:

- Single Output
- Half-Bridge Output
- Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the standard PWM mode discussed in **Section 17.4 "Enhanced PWM Mode"**. The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.

The general relationship of the outputs in all configurations is summarized in Figure 17-2.

FIGURE 17-2: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

	CCP1CON	SIGNAL	0	Duty Cycle —	►	PR2 + 1
				ŀ	Period —	
00	(Single Output)	P1A Modulated				
		P1A Modulated				i
LO	(Half-Bridge)	P1B Modulated	¦			r
		P1A Active	<u> </u>			
01	(Full-Bridge, Forward)	P1B Inactive	¦		1 1 1	1 1 1
		P1C Inactive	' 		1 1 	
		P1D Modulated				- - - - -
		P1A Inactive	— ¦			1 1
11 (Full-Bridge, Reverse)	(Full-Bridge,	P1B Modulated				· · ·
	Reverse)	P1C Active				1 1 1
		P1D Inactive				1 1 1

18.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

18.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)
 - Full Master mode
 - Slave mode (with general address call)

The I²C interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode

18.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual configuration bits differ significantly depending on whether the MSSP module is operated in SPI or I²C mode.

Additional details are provided under the individual sections.

18.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) – RF7/SS

Figure 18-1 shows the block diagram of the MSSP module when operating in SPI mode.







NOTES:

REGISTER 24-2:	CONFIG2	L: CONFIC	JURATION	I REGISTE	R 2 LOW	(BYTE ADI	DRESS 30	0002h)
	U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
	—	_	_	—	BORV1	BORV0	BOR	PWRTEN
	bit 7							bit 0
bit 7-4	Unimplem	ented: Read	d as '0'					
bit 3-2	BORV1:BC	RV0: Brow	n-out Reset	Voltage bits				
	11 = VBOR 10 = VBOR 01 = VBOR 00 = VBOR	set to 2.0V set to 2.7V set to 4.2V set to 4.5V						
bit 1	BOR: Brow	n-out Reset	Enable bit					
	1 = Brown- 0 = Brown-	out Reset ei out Reset di	nabled sabled					
bit 0	PWRTEN :	Power-up T	imer Enable	bit				
	1 = PWRT 0 = PWRT	disabled enabled						
	Legend:							
	R = Reada	ble bit	P = Progr	ammable bit	t U = Uni	mplemented	l bit, read as	·'O'
	-n = Value	when device	e is unprogra	ammed	u = Unc	hanged from	n programm	ed state

REGISTER 24-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

					•		
U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
—	—	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7							bit 0

bit 7-5 Unimplemented: Read as '0'

bit 4-1 WDTPS2:WDTPS0: Watchdog Timer Postscaler Select bits

1111 = 1:32768
1110 = 1:16384
1101 = 1:8192
1100 = 1:4096
1011 = 1:2048
1010 = 1:1024
1001 = 1:512
1000 = 1:256
0111 = 1:128
0110 = 1:64
0101 = 1:32
0100 = 1:16
0011 = 1:8
0010 = 1:4
0001 = 1:2
0000 = 1:1
WDTEN: Watchdog Timer Enable bit
1 = WDT enabled

0 = WDT disabled (control is placed on the SWDTEN bit)

Legend:

R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'				
-n = Value when device	is unprogrammed	u = Unchanged from programmed state				

bit 0

TABLE 25-2: PIC18FXXXX INSTRUCTION SET

Mnemonic,		Description	Cualas	16-Bit Instruction Word			Status	Neteo	
Operands		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED F	FILE REGISTER OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f. d. a	Increment f	1 ΄	0010	10da	ffff	ffff	C. DC. Z. OV. N	1. 2. 3. 4
INCFSZ	f. d. a	Increment f. Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f. d. a	Increment f. Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1.2
IORWE	f. d. a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z. N	1.2
MOVE	f d a	Move f	1	0101	00da	ffff	ffff	Z N	1
MOVEE	f, f,	Move f. (source) to 1st word	2	1100	ffff	ffff	 ffff	None	
	's, 'a	$f_{\rm s}$ (destination) 2nd word	2	1111	ffff	ffff	ffff		
MOV/WE	fa	Move WREG to f	1	0110	1112	ffff	ffff	None	
MUWF	f a	Multiply WREG with f	1	0000	111a 001a	 	ffff	None	
NEGE	f a	Negate f	1	0110	110a	ffff	 		1 2
RICE	f d a	Rotate Left f through Carry	1	0110	01do		FEEE	C, DC, Z, CV, N	1, 2
	fdo	Rotate Left f (No Carry)	1	0011	01da	LLLL FFFF	 ££££	2, N	1 2
	fd o	Rotate Left I (No Carry)	1	0100	ooda	LLLL	LLLL		1,∠
	I, U, A f d o	Rotate Right f (Ne Corry)	1	0011	000a	LLLL	LLLL	C, Z, N	
	f, u, a		1	0100	100da	LLLL		Z, IN	
	l, a f d o	Sel I Subtract f from M/DEC with	1	0110	100a	LILL	LILL		1 0
SUBLINB	1, d, a	borrow	1	0101	Ulda	IIII	IIII	C, DC, Z, OV, N	1,∠
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	1, 2
	, -,	borrow						-, -, , - ,	,
SWAPE	f.d.a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTESZ	f. a	Test f. skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1.2
XORWE	f. d. a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z. N	., _
BIT-ORIENTED FILE REGISTER OPERATIONS									
BCF	f, b. a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f. b. a	Bit Set f	1	1000	bbba	ffff	ffff	None	1.2
BTESC	f. b. a	Bit Test f. Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3.4
BTESS	f. b. a	Bit Test f. Skip if Set	1(2 or 3)	1010	bbba	ffff	ffff	None	3.4
BTG	fha	Bit Togale f	1	0111	hhha	ffff	ffff	None	1 2
5.0	i, 5, u	211 109910 1	l •	~	JUDU				•, -

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as an input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

After Instruction W REG

MO	/LW	Move Literal to W						
Synt	ax:	[label]	MOVLW	k				
Oper	ands:	$0 \le k \le 255$						
Oper	ation:	$k \rightarrow W$						
Statu	is Affected:	None						
Enco	oding:	0000 1110 kkkk kkkk						
Description: The eight-bit literal 'k' is loaded in					d into W.			
Word	ds:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3	Q3		Q4		
	Decode	Read	Process Data		Write to W			
		literal 'k'						
Exar	nple:	MOVLW	0x5A					

After Instruction W = 0x5A

MOVWF	Move W t	o f					
Syntax:	[label] N	10VWF	f [,a]				
Operands:	ands: 0 ≤ f ≤ 255 a ∈ [0,1]						
Dperation: $(W) \rightarrow f$							
Status Affected:	None						
Encoding:	0110 111a ffff ffff						
Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank wi be selected as per the BSR value (default).							
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Proce: Data	ss a re	Write gister 'f'			
Example: MOVWF REG, 0							
Before Instruction							
W = 0x4F REG = 0xFF							

0x4F 0x4F

= =

© 2003-2013 Microchip Technology Inc.

NOTES:

27.0 ELECTRICAL CHARACTERISTICS

	Absolute	Maximum	Ratings ^(†)
--	----------	---------	------------------------

Ambient temperature under bias	-40°C to +125°C
Storage temperature	-65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR and RA4)	-0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	-0.3V to +5.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Voltage on RA4 with respect to Vss	0V to +8.5V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	
Maximum current into VDD pin	
Input clamp current, Iık (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, Iok (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	
Maximum current sourced by all ports	

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD $-\sum$ IOH} + \sum {(VDD - VOH) x IOH} + \sum (VOL x IOL)

2: Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin, rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



27.2 DC Characteristics: Power-Down and Supply Current PIC18F6525/6621/8525/8621 (Industrial, Extended) PIC18LF6X2X/8X2X (Industrial) (Continued)

PIC18LF (Indus	Standard Operating Conditions (unless otherwise stated)Industrial)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial) rial		
PIC18F6 (Indus	525/6621/8525/8621 strial, Extended)	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Device	Тур	Max	Units	Conditions			
	Module Differential Curren	ential Currents (ΔIWDT, ΔIBOR, ΔILVD, ΔIOSCB, ΔIAD)						
D022	Watchdog Timer	<1	2.0	μΑ	-40°C			
(∆Iwdt)		<1	2	μΑ	+25°C		VDD = 2.0V	
		5	20	μA	+85°C			
		3	10	μΑ	-40°C			
		3	20	μΑ	+25°C		VDD = 3.0V	
		10	35	μΑ	+85°C			
		12	25	μΑ	-40°C			
		15	35	μΑ	+25°C		VDD = 5.0V	
		20	50	μΑ	+85°C			
D022A	Brown-out Reset ⁽⁴⁾	55	115	μΑ	-40°C to +85°C		VDD = 3.0V	
$(\Delta IBOR)$		105	175	μΑ	-40°C to +85°C	VDD = 5.0V		
D022B	Low-Voltage Detect ⁽⁴⁾	45	125	μΑ	-40°C to +85°C	C VDD = 2.0V		
(AILVD)		45	150	μΑ	-40°C to +85°C		VDD = 3.0V	
		45	225	μΑ	-40°C to +85°C		VDD = 5.0V	
D025	Timer1 Oscillator	20	27	μΑ	-10°C			
(AIOSCB)		20	30	μΑ	+25°C	VDD = 2.0V	32 kHz on Timer1	
		25	35	μA	+70°C			
		22	60	μA	-10°C			
		22	65	μA	+25°C	VDD = 3.0V	32 kHz on Timer1	
		25	75	μA	+70°C			
		30	75	μA	-10°C	Vdd = 5.0V	32 kHz on Timer1	
		30	85	μΑ	+25°C			
		35	100	μΑ	+70°C			
D026	A/D Converter	<1	2	μA	+25°C	VDD = 2.0V		
(∆IAD)		<1	2	μA	+25°C	VDD = 3.0V	A/D on, not converting	
		<1	2	μA	+25°C	VDD = 5.0V		

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

4: The band gap reference is a shared resource used by both BOR and LVD modules. Enabling both modules will consume less than the specified sum current of the modules.

28.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.





FIGURE 28-2: MAXIMUM IDD vs. Fosc OVER VDD (HS MODE)

















FIGURE 28-21: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 5V, -40°C TO +125°C)

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2003-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620769645

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.