

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	48KB (24K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf6525t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Din Marra	Pin N	umber	Pin	Buffer		
Pin Name	PIC18F6X2X	PIC18F8X2X	Туре	Туре	Description	
					PORTC is a bidirectional I/O port.	
RC0/T1OSO/T13CKI	30	36				
RC0			I/O	ST	Digital I/O.	
T1OSO			0	_	Timer1 oscillator output.	
T13CKI			I	ST	Timer1/Timer3 external clock input.	
RC1/T1OSI/ECCP2/P2A	29	35				
RC1			I/O	ST	Digital I/O.	
T1OSI			I	CMOS	Timer1 oscillator input.	
ECCP2 ⁽²⁾			I/O	ST	Enhanced Capture 2 input, Compare 2	
Do 4 (2)			0		output, PWM 2 output.	
P2A-7			0	_	ECCP2 output P2A.	
RC2/ECCP1/P1A	33	43				
RC2			I/O	ST	Digital I/O.	
ECCP1			I/O	ST	Enhanced Capture 1 input, Compare 1	
D4.4					output, PWM 1 output.	
PIA			0	_		
RC3/SCK/SCL	34	44				
RC3			1/0	SI	Digital I/O.	
SCK			1/0	SI	Synchronous serial clock input/output for	
801			1/0	ст	SPI ^{III} mode.	
SUL			1/0	51		
		. –			T C minde.	
RC4/SDI/SDA	35	45	1/0	от		
RC4			1/0	SI		
SDI				51 97	SPI data In.	
SDA			1/0	51		
RC5/SDO	36	46		0 - T		
RC5			1/0	SI	Digital I/O.	
SDO			0	_	SPI data out.	
RC6/TX1/CK1	31	37				
RC6			1/0	ST	Digital I/O.	
I X1			0		USART1 asynchronous transmit.	
CK1			1/0	SI	USART1 synchronous clock	
					(See RAI/DTT).	
RC7/RX1/DT1	32	38		0 - T		
RC7			1/0	SI		
				51 6T	USART1 asynchronous receive.	
ווט			1/0	51		
	notible insut	I			competible input or output	
ST - Schmitt	ipalible input	MOS levels	CIVIU: Analo	S = CIVIOS	input	
	inggoi input with t		0	= Output	in par	
P = Power			ÖD	= Open-E	Drain (no P diode to VDD)	
Note 1: Alternate assign	ment for ECCP2/F	P2A in PIC18F852	5/8621 d	evices wher	n CCP2MX (CONFIG3H<0>) is not set (all	
Program Memo	ry modes except N	licrocontroller).			· · · ·	
Defendence			+ / -			

TABLE 1-2: PIC18F6525/6621/8525/8621 PINOUT I/O DESCRIPTIONS (CONTINUED)

2: Default assignment for ECCP2/P2A when CCP2MX is set (all devices).

3: External memory interface functions are only available on PIC18F8525/8621 devices.

4: Default assignment for P1B/P1C/P3B/P3C for PIC18F8525/8621 devices when ECCPMX (CONFIG3H<1>) is set and for all PIC18F6525/6621 devices.

5: Alternate assignment for ECCP2/P2A in PIC18F8525/8621 devices when CCP2MX is not set (Microcontroller mode).

6: PORTH and PORTJ (and their multiplexed functions) are only available on PIC18F8525/8621 devices.

7: Alternate assignment for P1B/P1C/P3B/P3C for PIC18F8525/8621 devices when ECCPMX (CONFIG3H<1>) is not set.

8: AVDD must be connected to a positive supply and AVSS must be connected to a ground reference for proper operation of the part in user or ICSP[™] modes. See parameter D001 for details.

9: RG5 is multiplexed with \overline{MCLR} and is only available when the \overline{MCLR} Resets are disabled.

Din Nome	Pin N	umber	Pin	Buffer	Description
Pin Name	PIC18F6X2X	PIC18F8X2X	Туре	Туре	Description
					PORTJ is a bidirectional I/O port ⁽⁶⁾ .
RJ0/ALE	—	62			
RJ0			I/O	ST	Digital I/O.
ALE			0	TTL	External memory address latch enable.
RJ1/OE	—	61			
			1/0		Digital I/O.
			0	116	External memory output enable.
RJ2/WRL	_	60	1/0	ет	
WRI			0	TTI	External memory write low control.
R I3/WRH		59	Ū	=	
RJ3			I/O	ST	Digital I/O.
WRH			0	TTL	External memory write high control.
RJ4/BA0	_	39			
RJ4			I/O	ST	Digital I/O.
BA0			0	TTL	System bus byte address 0 control.
RJ5/CE	—	40			
RJ5			1/0	ST	Digital I/O
			0	116	External memory access indicator.
RJ6/LB	_	41	1/0	ет	
			0	TTI	External memory low byte select.
R 17/11B		42	-		
RJ7		72	I/O	ST	Digital I/O.
UB			0	TTL	External memory high byte select.
Vss	9, 25,	11, 31,	Р	—	Ground reference for logic and I/O pins.
	41, 56	51, 70			
Vdd	10, 26,	12, 32,	Р	—	Positive supply for logic and I/O pins.
	38, 57	48, 71			
AVss ⁽⁸⁾	20	26	Р	—	Ground reference for analog modules.
AVdd ⁽⁸⁾	19	25	Р	—	Positive supply for analog modules.
Lawards TTI TTI saw	and the last increased		01400		a sum atticle include an autout

TABLE 1-2: PIC18F6525/6621/8525/8621 PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input

I = Input P = Power = Output

r

OD = Open-Drain (no P diode to VDD)

Note 1: Alternate assignment for ECCP2/P2A in PIC18F8525/8621 devices when CCP2MX (CONFIG3H<0>) is not set (all Program Memory modes except Microcontroller).

0

2: Default assignment for ECCP2/P2A when CCP2MX is set (all devices).

3: External memory interface functions are only available on PIC18F8525/8621 devices.

4: Default assignment for P1B/P1C/P3B/P3C for PIC18F8525/8621 devices when ECCPMX (CONFIG3H<1>) is set and for all PIC18F6525/6621 devices.

5: Alternate assignment for ECCP2/P2A in PIC18F8525/8621 devices when CCP2MX is not set (Microcontroller mode).

6: PORTH and PORTJ (and their multiplexed functions) are only available on PIC18F8525/8621 devices.

7: Alternate assignment for P1B/P1C/P3B/P3C for PIC18F8525/8621 devices when ECCPMX (CONFIG3H<1>) is not set.

8: AVDD must be connected to a positive supply and AVSS must be connected to a ground reference for proper operation of the part in user or ICSP[™] modes. See parameter D001 for details.

9: RG5 is multiplexed with $\overline{\text{MCLR}}$ and is only available when the $\overline{\text{MCLR}}$ Resets are disabled.

4.3 Fast Register Stack

A "fast interrupt return" option is available for interrupts. A fast register stack is provided for the STATUS, WREG and BSR registers and is only one in depth. The stack is not readable or writable and is loaded with the current value of the corresponding register when the processor vectors for an interrupt. The values in the registers are then loaded back into the working registers if the FAST RETURN instruction is used to return from the interrupt.

A low or high priority interrupt source will push values into the stack registers. If both low and high priority interrupts are enabled, the stack registers cannot be used reliably for low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten.

If high priority interrupts are not disabled during low priority interrupts, users must save the key registers in software during a low priority interrupt.

If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a FAST CALL instruction must be executed.

Example 4-1 shows a source code example that uses the fast register stack.

EXAMPLE 4-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST • •	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
SUB1 • • •	
RETURN FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

FIGURE 4-5: CLOCK/INSTRUCTION CYCLE

4.4 PCL, PCLATH and PCLATU

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide. The low byte is called the PCL register; this register is readable and writable. The high byte is called the PCH register. This register contains the PC<15:8> bits and is not directly readable or writable; updates to the PCH register may be performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable; updates to the PCH register the PC<20:16> bits and is not directly readable or writable; updates to the PCU register may be performed through the PCLATU register.

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the LSB of the PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

The contents of PCLATH and PCLATU will be transferred to the program counter by an operation that writes PCL. Similarly, the upper two bytes of the program counter will be transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 4.8.1** "**Computed GOTO**").

4.5 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the Program Counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the Instruction Register (IR) in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 4-5.





Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
EEADRH	—	—	—	—	_		EE Addr Re	egister High	00	00
EEADR	Data EEPROM Address Register								0000 0000	0000 0000
EEDATA	Data EEPROM Data Register								0000 0000	0000 0000
EECON2	Data EEPR	OM Control F	Register 2	(not a phy	sical regist	er)			—	
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
IPR2	—	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	-1-1 1111	-1-1 1111
PIR2	—	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	-0-0 0000	0 0000
PIE2	_	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	-0-0 0000	0 0000

TABLE 7-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

NOTES:

16.2 Capture Mode

In Capture mode, the CCPR4H:CCPR4L register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on pin RG3/CCP4/P1D. An event is defined as one of the following:

- every falling edge
- · every rising edge
- every 4th rising edge
- every 16th rising edge

The event is selected by the mode select bits, CCP4M3:CCP4M0 (CCP4CON<3:0>). When a capture is made, the interrupt request flag bit CCP4IF (PIR3<1>) is set; it must be cleared in software. If another capture occurs before the value in register CCPR4 is read, the old captured value is overwritten by the new captured value.

16.2.1 CCP PIN CONFIGURATION

In Capture mode, the RG3/CCP4/P1D pin should be configured as an input by setting the TRISG<3> bit.

Note: If the RG3/CCP4/P1D is configured as an output, a write to the port can cause a capture condition.

16.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each CCP module is selected in the T3CON register (see Section 16.1.1 "CCP Modules and Timer Resources").

16.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP4IE (PIE3<1>) clear to avoid false interrupts and should clear the flag bit, CCP4IF, following any such change in operating mode.

16.2.4 CCP PRESCALER

There are four prescaler settings in Capture mode; they are specified as part of the operating mode selected by the mode select bits (CCP4M3:CCP4M0). Whenever the CCP module is turned off or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 16-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 16-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP4CON	;	Turn CCP module off
MUADW	NEW_CAPI_PS	,	new prescaler mode
		;	value and CCP ON
MOVWF	CCP4CON	;	Load CCP1CON with
		;	this value

FIGURE 16-2: CAPTURE MODE OPERATION BLOCK DIAGRAM



17.4.3 PWM OUTPUT CONFIGURATIONS

The P1M1:P1M0 bits in the CCP1CON register allow one of four configurations:

- Single Output
- Half-Bridge Output
- Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the standard PWM mode discussed in **Section 17.4 "Enhanced PWM Mode"**. The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.

The general relationship of the outputs in all configurations is summarized in Figure 17-2.

FIGURE 17-2: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

	CCP1CON	SIGNAL	0	Duty Cycle	►	PR2 + 1
				ŀ	Period —	
00	(Single Output)	P1A Modulated				
		P1A Modulated				i
LO	(Half-Bridge)	P1B Modulated	¦			r
		P1A Active	<u> </u>			
11	(Full-Bridge,	P1B Inactive	¦		1 1 1	1 1 1
1	Forward)	P1C Inactive	' 		1 1 	
		P1D Modulated				- - - -
		P1A Inactive	— ¦			1 1
1	(Full-Bridge,	P1B Modulated				· · ·
	Reverse)	P1C Active				1 1 1
		P1D Inactive				1 1 1

REGISTER 18-5:	SSPCON2	2: MSSP CO	NTROL RI	EGISTER 2	(I ² C MOD	E)		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
	bit 7							bit 0
bit 7	GCEN: Ge	neral Call En	able bit (Slav	/e mode only)			
	1 = Enable 0 = Genera	interrupt whe	en a general s disabled	call address	(0000h) is r	eceived in	the SSPSR	j k
bit 6	ACKSTAT:	Acknowledge	e Status bit (Master Trans	mit mode o	nly)		
	1 = Acknow 0 = Acknow	wledge was n wledge was re	ot received f eceived from	rom slave slave				
bit 5	ACKDT: A	cknowledge D	ata bit (Mas	ter Receive r	mode only)			
	1 = Not Ac 0 = Acknow	knowledge wledge						
	Note:	Value that w the end of a	ill be transm receive.	itted when th	e user initia	tes an Ack	nowledge s	equence at
bit 4	ACKEN: A	cknowledge S	Sequence Er	nable bit (Ma	ster Receive	e mode onl	y)	
	1 = Initiate Autom 0 = Ackno	Acknowledg atically cleare wledge seque	e sequence ed by hardwa ence Idle	on SDA and are.	SCL pins ar	nd transmit	: ACKDT da	ta bit.
bit 3	RCEN: Re	ceive Enable	bit (Master r	node only)				
	 1 = Enables Receive mode for I²C 0 = Receive Idle 							
bit 2	PEN: Stop	Condition En	able bit (Ma	ster mode on	ly)			
	1 = Initiate 0 = Stop co	Stop conditio	n on SDA ar	nd SCL pins.	Automatica	lly cleared	by hardwar	e.
bit 1	RSEN: Re	peated Start C	Condition En	able bit (Mas	ter mode or	nly)		
	1 = Initiate 0 = Repea	e Repeated Stated Stated State	art condition dition Idle	on SDA and S	SCL pins. Au	utomaticall	y cleared by	[,] hardware.
bit 0	SEN: Start	Condition En	able/Stretch	Enable bit				
	<u>In Master r</u> 1 = Initiate 0 = Start co	<u>node:</u> Start conditio ondition Idle	n on SDA ar	nd SCL pins.	Automatica	lly cleared	by hardwar	e.
	$\frac{\text{In Slave m}}{1 = \text{Clock s}}$ $0 = \text{Clock s}$	<u>ode:</u> stretching is e stretching is d	nabled for be isabled	oth slave trar	nsmit and sl	ave receive	e (stretch ei	nabled)
	Note:	For bits ACKI this bit may n to the SSPBL	EN, RCEN, F ot be set (no JF are disab	PEN, RSEN, S o spooling) ar led).	SEN: If the I	² C module BUF may r	is not in the ot be writte	ldle mode, n (or writes

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

18.4.4 CLOCK STRETCHING

Both 7-bit and 10-bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

18.4.4.1 Clock Stretching for 7-bit Slave Receive Mode (SEN = 1)

In 7-bit Slave Receive mode, <u>on the falling edge of the</u> ninth clock at the end of the ACK sequence if the BF bit is set, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 18-13).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

18.4.4.2 Clock Stretching for 10-bit Slave Receive Mode (SEN = 1)

In 10-bit Slave Receive mode during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

18.4.4.3 Clock Stretching for 7-bit Slave Transmit Mode

7-bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 18-9).

Note 1:	If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
2:	The CKP bit can be set in software regardless of the state of the BF bit.

18.4.4.4 Clock Stretching for 10-bit Slave Transmit Mode

In 10-bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the highorder bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-bit Slave Transmit mode (see Figure 18-11).

REGISTER 19-3:	BAUDCOM	Nx: BAUD	RATE CO	NTROL RE	GISTER			
	U-0	R-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
		RCIDL	—	SCKP	BRG16	—	WUE	ABDEN
	bit 7				<u>.</u>			bit 0
bit 7	Unimplem	ented: Read	d as '0'					
bit 6	RCIDL: Re	ceive Opera	ation Idle Sta	atus bit				
	1 = Receive 0 = Receive	e operation i e operation	is Idle is active					
bit 5	Unimplem	ented: Read	d as '0'					
bit 4	SCKP: Syn	nchronous C	lock Polarity	y Select bit				
	Asynchron	<u>ous mode:</u>						
	Unused in t	this mode.						
	1 = Idle sta	<u>us moae:</u> ite for clock	(CKx) is a h	iah level				
	0 = Idle sta	ite for clock	(CKx) is a lo	ow level				
bit 3	BRG16: 16	3-bit Baud R	ate Register	r Enable bit				
	1 = 16-bit E	3aud Rate G	Senerator – S	SPBRGHx a	Ind SPBRG	ĸ		
	0 = 8-bit Ba	aud Rate Ge	enerator – S	PBRGx only	(Compatible	e mode), SF	PBRGHx val	ue ignored
bit 2	Unimplem	ented: Read	d as '0'					
bit 1	WUE: Wak	e-up Enable) bit					
	Asynchrono	<u>ous mode:</u>	to oon	anla tha DV	v nin intor	runt gonoro	ted on fallir	a adaa: hit
		d in hardwar	nue to san re on followi	ing rising ed	k pin – initer de	rupt genera		ig eage, bit
	0 = RXx pi	in not monito	ored or risin	g edge deter	cted			
	<u>Synchrono</u>	us mode:						
	Unused in t	this mode.						
bit 0	ABDEN: Au	uto-Baud Ra	ate Detect E	nable bit				
	Asynchrono	<u>ous mode:</u>	mogeureme	nt on the ne	vt character	requires r	recention of	a Sync field
	(55h);	cleared in h	ardware upr	on completic	n naracier			a Sync neia
	0 = Baud r	ate measur	ement disab	led or comp	leted			
	Synchrono	<u>us mode:</u>						
	Unused in t	this mode.						
								1
	Legend:							

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

19.2 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTAx<4>). In this mode, the EUSART uses standard non-return-to-zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART module's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate depending on the BRGH and BRG16 bits (TXSTAx<2> and BAUDCONx<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- · Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-bit Break Character Transmit
- Auto-Baud Rate Detection

19.2.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 19-2. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREGx register (if available).

Once the TXREGx register transfers the data to the TSR register (occurs in one TcY), the TXREGx register is empty and flag bit TXxIF is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXxIE. Flag bit TXxIF will be set regardless of the state of enable bit TXxIE and cannot be cleared in software. Flag bit TXxIF is not cleared immediately upon loading the Transmit Buffer register, TXREGx. TXxIF becomes valid in the second instruction cycle following the load instruction. Polling TXxIF immediately following a load of TXREGx will return invalid results.

While flag bit TXxIF indicates the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. Status bit TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1: The TSR register is not mapped in data memory so it is not available to the user.

2: Flag bit TXxIF is set when enable bit TXEN is set.

To set up an Asynchronous Transmission:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXxIE.
- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN which will also set bit TXxIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREGx register (starts transmission).

If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 19-2: EUSART TRANSMIT BLOCK DIAGRAM



© 2003-2013 Microchip Technology Inc.

19.3 EUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTAx<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTAx<4>). In addition, enable bit SPEN (RCSTAx<7>) is set in order to configure the TXx and RXx pins to CKx (clock) and DTx (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CKx line. Clock polarity is selected with the SCKP bit (BAUDCONx<4>); setting SCKP sets the Idle state on CKx as high, while clearing the bit sets the Idle state as low. This option is provided to support Microwire devices with this module.

19.3.1 EUSART SYNCHRONOUS MASTER TRANSMISSION

The EUSART transmitter block diagram is shown in Figure 19-2. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREGx (if available).

Once the TXREGx register transfers the data to the TSR register (occurs in one TCYCLE), the TXREGx is empty and interrupt bit TXxIF is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXxIE. Flag bit TXxIF will be set regardless of the state of enable bit TXxIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREGx register.

While flag bit TXxIF indicates the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

To set up a Synchronous Master Transmission:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXxIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.



FIGURE 19-10: SYNCHRONOUS TRANSMISSION

REGISTER 20-2: ADCON1: A/D CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-4 **VCFG1:VCFG0:** Voltage Reference Configuration bits:

VCFG1 VCFG0	A/D VREF+	A/D VREF-			
00	AVDD	AVss			
01	External VREF+	AVss			
10	AVDD	External VREF-			
11	External VREF+	External VREF-			

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits:

PCFG3 PCFG0	AN15	AN14	AN13	AN12	AN11	AN10	AN9	AN8	AN7	ANG	AN5	AN4	AN3	AN2	AN1	ANO
0000	A	A	A	A	A	A	А	А	А	А	A	А	А	Α	А	А
0001	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0010	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0011	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0100	D	D	D	D	D	А	А	А	А	А	А	Α	Α	А	А	А
0101	D	D	D	D	D	D	А	А	А	А	А	Α	Α	А	А	А
0110	D	D	D	D	D	D	D	А	А	А	А	А	А	А	А	А
0111	D	D	D	D	D	D	D	D	А	А	А	А	А	А	А	А
1000	D	D	D	D	D	D	D	D	D	А	А	Α	Α	А	А	А
1001	D	D	D	D	D	D	D	D	D	D	А	А	А	А	А	А
1010	D	D	D	D	D	D	D	D	D	D	D	А	А	А	А	А
1011	D	D	D	D	D	D	D	D	D	D	D	D	А	А	А	Α
1100	D	D	D	D	D	D	D	D	D	D	D	D	D	А	А	А
1101	D	D	D	D	D	D	D	D	D	D	D	D	D	D	Α	Α
1110	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	Α
1111	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D

A = Analog input D = Digital I/O

Note: Shaded cells indicate A/D channels available only on PIC18F8525/8621 devices.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and Vss), or the voltage level on the RA3/AN3/ VREF+ pin and RA2/AN2/VREF- pin.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter which generates the result via successive approximation.



A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion is aborted.

Each port pin associated with the A/D converter can be configured as an analog input (RA3 can also be a voltage reference), or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ADRESL registers, the GO/DONE bit (ADCON0 register) is cleared and A/D interrupt flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 20-1.



The value in the ADRESH/ADRESL registers is not modified for a Power-on Reset. The ADRESH/ ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 20.1 "A/D Acquisition Requirements". After this acquisition time has elapsed, the A/D conversion can be started.

The following steps should be followed to do an A/D conversion:

- 1. Configure the A/D module:
 - · Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)



- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time (not required in case of auto-acquisition time).
- Start conversion: 4
 - Set GO/DONE bit (ADCON0 register)
- 5. Wait for A/D conversion to complete, by either: Polling for the GO/DONE bit to be cleared OR
 - Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.



20.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 20-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

Note:	When the conversion is started, the hold-
	ing capacitor is disconnected from the input pin.

To calculate the minimum acquisition time, Equation 20-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 20-3 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	120 pF
Rs	=	2.5 kΩ
Conversion Error	\leq	1/2 LSb
Vdd	=	$5V \rightarrow Rss = 7 \ k\Omega$
Temperature	=	50°C (system max.)
Vhold	=	0V @ time = 0

EQUATION 20-1: ACQUISITION TIME

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

EQUATION 20-2: A/D MINIMUM CHARGING TIME

VHOLD	=	$(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{Tc/CHOLD}(\text{Ric} + \text{Rss} + \text{Rs}))})$
or		
Tc	=	$-(120 \text{ pF})(1 \text{ k}\Omega + \text{Rss} + \text{Rs}) \ln(1/2047)$

EQUATION 20-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF							
Tempera	Temperature coefficient is only required for temperatures $> 25^{\circ}$ C.								
TACQ	=	$2 \ \mu s + TC + [(Temp - 25^{\circ}C)(0.05 \ \mu s/^{\circ}C)]$							
ТС	=	-CHOLD (RIC + RSS + RS) $\ln(1/2047)$ -120 pF (1 k Ω + 7 k Ω + 2.5 k Ω) $\ln(0.0004885)$ -120 pF (10.5 k Ω) $\ln(0.0004885)$ -1.26 μ s (-7.6241) 9.61 μ s							
TACQ	=	2 μs + 9.61 μs + [(50°C – 25°C)(0.05 μs/°C)] 11.61 μs + 1.25 μs 12.86 μs							

Before Instruction

REG W

After Instruction REG W

0x22 0xFF

0x22 0x22

= =

= =

LFS	R	Load FSR MOVF				Move f	Move f					
Syn	tax:	[label] L	FSR f,k		Syntax:	[label] N	[<i>label</i>] MOVF f[,d[,a]					
$\begin{array}{ll} \mbox{Operands:} & 0 \leq f \leq 2 \\ & 0 \leq k \leq 4095 \end{array}$					Operands:	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Ope	ration:	$k \to FSRf$				a ∈ [0,1]						
Stat	us Affected:	None			Operation:	$f \rightarrow dest$						
Enc	oding:	1110	1110 0	Off k ₁₁ k	k Status Affected:	N, Z						
-		1111	0000 k ₇	kkk kkk	Encoding:	0101	00da	ffff	ffff			
Des	cription:	The 12-bit I file select re	iteral 'k' is loa egister pointe	aded into th ed to by 'f'.	Description:	The conter a destination	nts of regis	ster 'f' are dent upor	moved to the			
Words:		2				status of 'd	l'. If 'd' is ' Mulf 'd' io	0', the re	sult is			
Cycl	es:	2				placed back in register 'f' (default).						
QC	Cycle Activity:					Location 'f' can be anywhere in the						
	Q1	Q2	Q3	Q4		256-byte bank.						
	Decode	Read literal 'k' MSB	Process Data	Write literal 'k MSB to FSRfH		Bank will b BSR value be selected (default).	If 'a' = 1 d as per th	, overna , then the ne BSR v	bank will alue			
	Decode	Read literal	Process	Write liter	Words:	1						
		'k' LSB	Data	'k' to FSR	Cycles:	1						
					Q Cycle Activit	y:						
Exa	mple:	LFSR 2,	0x3AB		Q1	Q2	Q3		Q4			
	After Instructi FSR2H	on = 0x03			Decode	Read register 'f'	Proce: Data	ss V I	Vrite W			
	FSK2L	= UXAB			Example:	MOVF R	EG, 0,	0				

27.3 DC Characteristics: PIC18F6525/6621/8525/8621 (Industrial, Extended) PIC18LF6X2X/8X2X (Industrial)

DC CHA	RACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions		
	VIL	Input Low Voltage						
		I/O ports:						
D030		with TTL buffer	Vss	0.15 Vdd	V	Vdd < 4.5V		
D030A			—	0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$		
D031		with Schmitt Trigger buffer	Vss	0.2 Vdd	V			
		RC3 and RC4	Vss	0.3 Vdd	V			
D032		MCLR	Vss	0.2 Vdd	V			
D033		OSC1	Vss	0.3 Vdd	V	HS, HS+PLL modes		
D033A		OSC1	Vss	0.2 Vdd	V	RC, EC modes		
D033B		OSC1	Vss	0.3	V	XT, LP modes		
D034		T1OSI	Vss	0.3	V			
	Viн	Input High Voltage						
		I/O ports:						
D040		with TTL buffer	0.25 VDD + 0.8V	Vdd	V	Vdd < 4.5V		
D040A			2.0	Vdd	V	$4.5V \leq V\text{DD} \leq 5.5V$		
D041		with Schmitt Trigger buffer	0.8 VDD	Vdd	V			
		RC3 and RC4	0.7 VDD	VDD	V			
D042		MCLR, OSC1 (EC mode)	0.8 VDD	VDD	V			
D043		OSC1	0.7 Vdd	Vdd	V	HS, HS+PLL modes		
D043A		OSC1	0.8 Vdd	Vdd	V	EC mode		
D043B		OSC1	0.9 Vdd	Vdd	V	RC mode ⁽¹⁾		
D043C		OSC1	1.6	Vdd	V	XT, LP modes		
D044		T13CKI	1.6	Vdd	V			
	lı∟	Input Leakage Current ^(2,3)						
D060		I/O ports	_	±1	μA	$VSS \le VPIN \le VDD,$ Pin at high-impedance		
D061		MCLR	—	±5	μA	$V\text{SS} \leq V\text{PIN} \leq V\text{DD}$		
D063		OSC1	—	±5	μΑ	$Vss \leq V \text{PIN} \leq V \text{DD}$		
	IPU	Weak Pull-up Current						
D070	IPURB	PORTB weak pull-up current	50	400	μΑ	VDD = 5V, VPIN = VSS		

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the $PIC^{\mathbb{R}}$ device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: Parameter is characterized but not tested.

Param No.	Symbol	Characterist	Min	Max	Units	Conditions	
82	TssL2doV	$\frac{\text{SDO}}{\text{SS}} \downarrow \text{Edge}$	PIC18F6525/6621/ 8525/8621	—	50	ns	
			PIC18LF6X2X/8X2X	—	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 Tcy + 40	—	ns	

Note 1: Requires the use of Parameter #73A.2: Only if Parameter #71A and #72A are used.

FIGURE 27-18: I²C[™] BUS START/STOP BITS TIMING



TABLE 27-19:	I ² C™ BUS	START/STOP	BITS REQUIR	EMENTS (S	SLAVE MODE)
--------------	-----------------------	------------	-------------	-----------	-------------

Param. No.	Symbol	Characteristic		Min	Мах	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	4700		ns	Only relevant for Repeated Start condition
		Setup Time	400 kHz mode	600	—		
91	THD:STA	Start Condition	100 kHz mode	4000	—	ns	After this period, the first clock pulse is generated
		Hold Time	400 kHz mode	600	—		
92	Tsu:sto	Stop Condition	100 kHz mode	4700	—	ns	
		Setup Time	400 kHz mode	600	—		
93	THD:STO	Stop Condition	100 kHz mode	4000	—	ns	
		Hold Time	400 kHz mode	600	—		