

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	EBI/EMI, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	69
Program Memory Size	48KB (24K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf8525t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Die Nome	Pin N	Pin Number		Buffer	Building	
Pin Name	PIC18F6X2X	PIC18F8X2X	Туре	Туре	Description	
					PORTD is a bidirectional I/O port. These pins have TTL input buffers when external memory is enabled.	
RD0/AD0/PSP0	58	72				
RD0			I/O	ST	Digital I/O.	
AD0(3)			1/0	TTL	External memory address/data 0.	
PSP0			1/0	IIL	Parallel Slave Port data.	
RD1/AD1/PSP1	55	69				
RD1			I/O	ST	Digital I/O.	
AD1(3)			1/0		External memory address/data 1.	
PSP1			1/0	IIL	Parallel Slave Port data.	
RD2/AD2/PSP2	54	68				
RD2			1/0	ST	Digital I/O.	
AD2(*)			1/0		External memory address/data 2.	
P5P2			1/0	116	Parallel Slave Port data.	
RD3/AD3/PSP3	53	67				
RD3			1/0	ST	Digital I/O.	
AD3(0)			1/0		External memory address/data 3.	
P5P3			1/0	116	Parallel Slave Port data.	
RD4/AD4/PSP4	52	66				
RD4			1/0		Digital I/O.	
AD4 ⁽⁰⁾			1/0		External memory address/data 4.	
PSP4			1/0	116	Parallel Slave Port data.	
RD5/AD5/PSP5	51	65				
RD5			1/0		Digital I/O.	
AD5 ⁽⁴⁾			1/0		External memory address/data 5.	
PSP0			1/0	116	Parallel Slave Port data.	
RD6/AD6/PSP6	50	64		0		
RD6			1/0		Digital I/O.	
			1/0		External memory address/data 6.	
P3P0			1/0	116	Parallel Slave Port data.	
RD7/AD7/PSP7	49	63		0 - T		
KD7			1/0		Digital I/O.	
			1/0		External memory address/data 7.	
Legena: IIL = IIL con	npatible input	MOS levels		S = CMOS	compatible input or output	
$ = \ln n ut$			0		inpat	
$P = Power \qquad OD = Open-Drain (no P diode to \/DD)$						

TABLE 1-2: PIC18F6525/6621/8525/8621 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for ECCP2/P2A in PIC18F8525/8621 devices when CCP2MX (CONFIG3H<0>) is not set (all Program Memory modes except Microcontroller).

2: Default assignment for ECCP2/P2A when CCP2MX is set (all devices).

3: External memory interface functions are only available on PIC18F8525/8621 devices.

4: Default assignment for P1B/P1C/P3B/P3C for PIC18F8525/8621 devices when ECCPMX (CONFIG3H<1>) is set and for all PIC18F6525/6621 devices.

5: Alternate assignment for ECCP2/P2A in PIC18F8525/8621 devices when CCP2MX is not set (Microcontroller mode).

6: PORTH and PORTJ (and their multiplexed functions) are only available on PIC18F8525/8621 devices.

7: Alternate assignment for P1B/P1C/P3B/P3C for PIC18F8525/8621 devices when ECCPMX (CONFIG3H<1>) is not set.

8: AVDD must be connected to a positive supply and AVSS must be connected to a ground reference for proper operation of the part in user or ICSP[™] modes. See parameter D001 for details.

9: RG5 is multiplexed with \overline{MCLR} and is only available when the \overline{MCLR} Resets are disabled.

TABLE 2-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Ranges Tested:							
Mode	Mode Freq C1						
LP	32.0 kHz	33 pF	33 pF				
XT	200 kHz	47-68 pF	47-68 pF				
	1.0 MHz	15 pF	15 pF				
	4.0 MHz	15 pF	15 pF				
HS	4.0 MHz	15 pF	15 pF				
	8.0 MHz	15-33 pF	15-33 pF				
	20.0 MHz	15-33 pF	15-33 pF				
	25.0 MHz	15-33 pF	15-33 pF				

These values are for design guidance only. See notes following this table.

Crystals Used

-	
32 kHz	4 MHz
200 kHz	8 MHz
1 MHz	20 MHz

- Note 1: Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - 2: Rs (see Figure 2-1) may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components or verify oscillator performance.

An external clock source may also be connected to the OSC1 pin in the HS, XT and LP modes as shown in Figure 2-2.

FIGURE 2-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSCILLATOR CONFIGURATION)



2.3 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 2-3 shows how the R/C combination is connected.

In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.



The RCIO Oscillator mode functions like the RC mode except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

If the main oscillator is configured for HS mode with PLL active, an oscillator start-up time (TOST) plus an additional PLL time-out (TPLL) will occur. The PLL time-out is typically 2 ms and allows the PLL to lock to the main oscillator frequency. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for HS+PLL mode, is shown in Figure 2-10.





If the main oscillator is configured for EC mode with PLL active, only PLL time-out (TPLL) will occur. The PLL time-out is typically 2 ms and allows the PLL to lock to the main oscillator frequency. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for EC with PLL active, is shown in Figure 2-11.

FIGURE 2-11: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (EC WITH PLL ACTIVE, SCS1 = 1)



6.2 16-Bit Mode

The external memory interface implemented in PIC18F8525/8621 devices operates only in 16-bit mode. The mode selection is not software configurable but is programmed via the configuration bits.

The WM1:WM0 bits in the MEMCON register determine three types of connections in 16-bit mode. They are referred to as:

- 16-bit Byte Write
- 16-bit Word Write
- 16-bit Byte Select

These three different configurations allow the designer maximum flexibility in using 8-bit and 16-bit memory devices.

For all 16-bit modes, the Address Latch Enable (ALE) pin indicates that the address bits, A15:A0, are available on the external memory interface bus. Following the address latch, the Output Enable signal (\overline{OE}) will enable both bytes of program memory at once to form a 16-bit instruction word. The Chip Enable signal (\overline{CE}) is active at any time that the microcontroller accesses external memory, whether reading or writing; it is inactive (asserted high) whenever the device is in Sleep mode.

In Byte Select mode, JEDEC standard Flash memories will require BA0 for the byte address line and one I/O line, to select between Byte and Word mode. The other 16-bit modes do not need BA0. JEDEC standard static RAM memories will use the UB or LB signals for byte selection.

6.2.1 16-BIT BYTE WRITE MODE

Figure 6-1 shows an example of 16-bit Byte Write mode for PIC18F8525/8621 devices. This mode is used for two separate 8-bit memories connected for 16-bit operation. This generally includes basic EPROM and Flash devices. It allows table writes to byte-wide external memories.

During a TBLWT instruction cycle, the TABLAT data is presented on the upper and <u>lower bytes</u> of the AD15:AD0 bus. The appropriate WRH or WRL control line is strobed on the LSb of the TBLPTR.





Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
EEADRH	—	—	—	—	_		EE Addr Re	egister High	00	00
EEADR	DR Data EEPROM Address Register								0000 0000	0000 0000
EEDATA	Data EEPROM Data Register							0000 0000	0000 0000	
EECON2	Data EEPROM Control Register 2 (not a physical register)							—		
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
IPR2	—	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	-1-1 1111	-1-1 1111
PIR2	—	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	-0-0 0000	0 0000
PIE2	_	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	-0-0 0000	0 0000

TABLE 7-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

PIC18F6525/6621/8525/8621

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers, RES3:RES0.

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	ARG1H:ARG1L • ARG2H:ARG2L
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
		$(ARG1H \bullet ARG2L \bullet 2^8) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		(ARG1L • ARG2L)

EXAMPLE 8-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L ->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	;
	MOVFF	PRODL, RESO	;
;			
	MOVF	ARG1H, W	
	MULWF	ARG2H	; ARG1H * ARG2H ->
			; PRODH:PRODL
	MOVFF	PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;			
	MOVF	ARG1L,W	
	MULWF	ARG2H	; ARG1L * ARG2H ->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;
;			
	MOVF	ARG1H, W	;
	MULWF	ARG2L	; ARG1H * ARG2L ->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers, RES3:RES0. To account for the signed bits of the arguments, each argument pairs' Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0

- = ARG1H:ARG1L ARG2H:ARG2L
- = $(ARG1H \cdot ARG2H \cdot 2^{16}) +$ $(ARG1H \cdot ARG2L \cdot 2^{8}) +$ $(ARG1L \cdot ARG2H \cdot 2^{8}) +$ $(ARG1L \cdot ARG2L) +$ $(-1 \cdot ARG2H < 7 > \cdot ARG1H: ARG1L \cdot 2^{16}) +$ $(-1 \cdot ARG1H < 7 > \cdot ARG2H: ARG2L \cdot 2^{16})$

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L ->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	;
	MOVFF	PRODL, RESO	;
;			
	MOVF	ARG1H, W	
	MULWF	ARG2H	; ARG1H * ARG2H ->
			; PRODH:PRODL
	MOVFF	PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;	NOTE		
	MULT	ARGIL, W	
	MOTME	ARG2H	; ARGIL * ARG2H ->
	MOVE		, PRODE .
		PRODL, W DFC1 F	; ; Add gross
	MOVE	PRODH W	· products
	ADDWFC	RES2. F	; produced
	CLRF	WREG	;
	ADDWFC	RES3, F	;
;		,	
	MOVF	ARG1H, W	i
	MULWF	ARG2L	; ARG1H * ARG2L ->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;
;			
	BTFSS	ARG2H, 7	; ARG2H:ARG2L neg?
	BRA	SIGN_ARG1	; no, check ARG1
	MOVF	ARG1L, W	;
	SUBWF	RES2	;
	MOVE	ARGIH, W	;
	SOBMLR	RES3	
i STG	N ARGI		
510	BTESS	ARG1H 7	• ARG1H•ARG1L neg?
	BRA	CONT CODE	; no, done
	MOVF	ARG2L, W	;
	SUBWF	RES2	;
	MOVF	ARG2H, W	;
	SUBWFB	RES3	
;			
CON	T_CODE		
	:		

14.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers: TMR3H and TMR3L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- Reset from ECCP module trigger

Figure 14-1 is a simplified block diagram of the Timer3 module.

Register 14-1 shows the Timer3 Control register. This register controls the operating mode of the Timer3 module and sets the CCP/ECCP clock source.

Register 12-1 shows the Timer1 Control register. This register controls the operating mode of the Timer1 module, as well as contains the Timer1 oscillator enable bit (T1OSCEN) which can be a clock source for Timer3.

RD16 T3CCP2 T3CKPS1 T3CKPS0 T3CCP1 T3SYNC TMR3CS T bit 7 bit 7 RD16: 16-bit Read/Write Mode Enable bit 1 = Enables register read/write of Timer3 in one 16-bit operation 0 = Enables register read/write of Timer3 in two 8-bit operations bit 6,3 T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx Enable bits 11 = Timer3 and Timer4 are the clock sources for ECCP1 through CCP5 10 = Timer3 and Timer4 are the clock sources for ECCP1 through CCP5; Timer1 and Timer2 are the clock sources for ECCP1 through CCP5; Timer1 and Timer2 are the clock sources for ECCP1 through CCP5; 0 = Timer1 and Timer2 are the clock sources for ECCP1 through CCP5 bit 5-4 T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits 11 = 1:8 Prescale value 0 = 1:4 Prescale value 0 = 1:1 Prescale value 0 = 1:1 Prescale value 0 = 1:1 Prescale value 0 = 1:1 Prescale value 0 = 1:1 Prescale value 0 = 1:1 Prescale value 0 = 1:1 Prescale value 0 = 1:1 Prescale value 0 = 1:1 Prescale value 0 = 1:1 Prescale value 0 = 1:1 Prescale value 0 = 2:1 Prescale value 0 = 5 ynchronize external Clock Input Synchronization Control bit (Not usable i	TMR3ON bit 0									
bit 7 RD16: 16-bit Read/Write Mode Enable bit 1 = Enables register read/write of Timer3 in one 16-bit operation 0 = Enables register read/write of Timer3 in two 8-bit operations bit 6,3 T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx Enable bits 11 = Timer3 and Timer4 are the clock sources for ECCP1 through CCP5 10 = Timer3 and Timer4 are the clock sources for ECCP1 and ECCP2 01 = Timer3 and Timer4 are the clock sources for ECCP1 and ECCP2 01 = Timer3 and Timer4 are the clock sources for ECCP1 and ECCP2 01 = Timer3 and Timer2 are the clock sources for ECCP1 00 = Timer1 and Timer2 are the clock sources for ECCP1 00 = Timer1 and Timer2 are the clock sources for ECCP1 00 = Timer1 and Timer2 are the clock sources for ECCP1 00 = Timer1 and Timer2 are the clock sources for ECCP1 00 = Timer1 and Timer2 are the clock sources for ECCP1 00 = Timer1 and Timer2 are the clock sources for ECCP1 01 = 1:8 Prescale value 01 = 1:4 Prescale value 01 = 1:2 Prescale value 01 = 1:1 Prescale value 01 = 1:2 Prescale value 01 = 1:2 Prescale value 01 = 1:1 Prescale value 01 = 1:2 Prescale value 01 = T3SYNC: Timer3 External Clock Input Synchronization Control bit (Not usable if the sy	bit 0									
 bit 7 RD16: 16-bit Read/Write Mode Enable bit Enables register read/write of Timer3 in one 16-bit operation Enables register read/write of Timer3 in two 8-bit operations bit 6,3 T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx Enable bits Ti = Timer3 and Timer4 are the clock sources for ECCP1 through CCP5; Timer1 and Timer2 are the clock sources for ECCP1 and ECCP2 Timer1 and Timer2 are the clock sources for ECCP1 through CCP5; Timer1 and Timer2 are the clock sources for ECCP1 and ECCP2 Timer1 and Timer2 are the clock sources for ECCP1 through CCP5; Timer1 and Timer2 are the clock sources for ECCP1 through CCP5; Timer1 and Timer2 are the clock sources for ECCP1 through CCP5; Timer1 and Timer2 are the clock sources for ECCP1 through CCP5 bit 5-4 T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 11 = 1:2 Prescale value 11 = 1:2 Prescale value 11 = 1:2 Prescale value bit 2 T3SYNC: Timer3 External Clock Input Synchronization Control bit (Not usable if the system clock comes from Timer1/Timer3) When TMR3CS = 1: Do not synchronize external clock input Synchronize external clock input bit 1 TMR3CS: Timer3 Clock Source Select bit External clock input from Timer1 oscillator or T13CKI 										
 1 = Enables register read/write of Timer3 in one 16-bit operation 0 = Enables register read/write of Timer3 in two 8-bit operations bit 6,3 T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx Enable bits 11 = Timer3 and Timer4 are the clock sources for ECCP1 through CCP5 10 = Timer3 and Timer4 are the clock sources for ECCP1 through CCP5;										
bit 6,3 T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx Enable bits 11 = Timer3 and Timer4 are the clock sources for ECCP1 through CCP5 10 = Timer3 and Timer4 are the clock sources for ECCP1 and ECCP2 01 = Timer3 and Timer4 are the clock sources for ECCP1 and ECCP2 01 = Timer3 and Timer4 are the clock sources for ECCP1 and ECCP2 01 = Timer3 and Timer2 are the clock sources for ECCP1 00 = Timer1 and Timer2 are the clock sources for ECCP1 through CCP5 bit 5-4 T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 11 = 1:2 Prescale value 11 = 1:2 Prescale value 11 = 1:2 Prescale value 12 = T3SYNC: Timer3 External Clock Input Synchronization Control bit (Not usable if the system clock comes from Timer1/Timer3) When TMR3CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input 0 = Synchronize external clock input When TMR3CS = 0: This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0. bit 1 TMR3CS: Timer3 Clock Source Select bit 1 = External clock input from Timer1 oscillator or T13CKI										
 11 = Timer3 and Timer4 are the clock sources for ECCP1 through CCP5 10 = Timer3 and Timer4 are the clock sources for ECCP3 through CCP5; Timer1 and Timer2 are the clock sources for ECCP1 and ECCP2 01 = Timer3 and Timer4 are the clock sources for ECCP1 through CCP5; Timer1 and Timer2 are the clock sources for ECCP1 through CCP5 bit 5-4 T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 00 = 1:1 Prescale value 00 = 1:1 Prescale value bit 2 T3SYNC: Timer3 External Clock Input Synchronization Control bit (Not usable if the system clock comes from Timer1/Timer3) When TMR3CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input When TMR3CS = 0: This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0. bit 1 TMR3CS: Timer3 Clock Source Select bit 1 = External clock input from Timer1 oscillator or T13CKI 										
 bit 5-4 T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 11 = 1:2 Prescale value 11 = 1:2 Prescale value 11 = 1:2 Prescale value bit 2 T3SYNC: Timer3 External Clock Input Synchronization Control bit (Not usable if the system clock comes from Timer1/Timer3) When TMR3CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input When TMR3CS = 0: This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0. bit 1 TMR3CS: Timer3 Clock Source Select bit 1 = External clock input from Timer1 oscillator or T13CKI 										
 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value Dit 2 T3SYNC: Timer3 External Clock Input Synchronization Control bit (Not usable if the system clock comes from Timer1/Timer3) When TMR3CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input When TMR3CS = 0: This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0. bit 1 TMR3CS: Timer3 Clock Source Select bit 1 = External clock input from Timer1 oscillator or T13CKI 										
bit 2 T3SYNC: Timer3 External Clock Input Synchronization Control bit (Not usable if the system clock comes from Timer1/Timer3) <u>When TMR3CS = 1:</u> 1 = Do not synchronize external clock input 0 = Synchronize external clock input <u>When TMR3CS = 0:</u> This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0. bit 1 TMR3CS: Timer3 Clock Source Select bit 1 = External clock input from Timer1 oscillator or T13CKI										
bit 1 TMR3CS: Timer3 Clock Source Select bit 1 = External clock input from Timer1 oscillator or T13CKI	T3SYNC: Timer3 External Clock Input Synchronization Control bit (Not usable if the system clock comes from Timer1/Timer3) When TMR3CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input When TMR3CS = 0: This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0.									
(on the rising edge after the first falling edge) 0 = Internal clock (Eosc/4)										
TMR3ON: Timer3 On hit										
1 = Enables Timer3 0 = Stops Timer3										
Legend:										
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'										
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unk	0'									

REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER

16.3 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCP4 pin can be:

- driven high
- driven low
- toggled (high-to-low or low-to-high)
- remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCP4M3:CCP4M0). At the same time, the interrupt flag bit CCP4IF is set.

16.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Note:	Clearing the CCP4CON register will force						
	the RG3/CCP4/P1D compare output latch						
	to the default low level. This is not the						
	PORTG I/O data latch.						

16.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

16.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCP4M3:CCP4M0 = 1010), the CCP4 pin is not affected. Only a CCP interrupt is generated if enabled and the CCP4IE bit is set.

16.3.4 SPECIAL EVENT TRIGGER

Although shown in Figure 16-3, the compare on match special event triggers are not implemented on CCP4 or CCP5; they are only available on ECCP1 and ECCP2. Their operation is discussed in detail in **Section 17.2.1** "**Special Event Trigger**".

FIGURE 16-3: COMPARE MODE OPERATION BLOCK DIAGRAM



17.4.6 PROGRAMMABLE DEAD-BAND DELAY

In half-bridge applications where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 17-4 for illustration. The lower seven bits of the ECCPxDEL register (Register 17-2) set the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

17.4.7 ENHANCED PWM AUTO-SHUTDOWN

When an ECCP module is programmed for any PWM mode, the active output pin(s) may be configured for auto-shutdown. Auto-shutdown immediately places the PWM output pin(s) into a defined shutdown state when a shutdown event occurs.

A shutdown event can be caused by either of the two comparator modules or the INT0/FLT0 pin (or any combination of these three sources). The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a digital signal on the INT0/FLT0 pin can also trigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCP1AS2:ECCP1AS0 bits (bits<6:4> of the ECCP1AS register).

When a shutdown occurs, the output pin(s) are asynchronously placed in their shutdown states, specified by the PSS1AC1:PSS1AC0 and PSS1BD1:PSS1BD0 bits (ECCP1AS3:ECCP1AS0). Each pin pair (P1A/P1C and P1B/P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCP1ASE bit (ECCP1AS<7>) is also set to hold the Enhanced PWM outputs in their shutdown states.

The ECCP1ASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the Auto-Shutdown has cleared.

If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active.

REGISTER 17-2: ECCPxDEL: PWM CONFIGURATION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PxRSEN	PxDC6	PxDC5	PxDC4	PxDC3	PxDC2	PxDC1	PxDC0
bit 7							bit 0

bit 7 PxRSEN: PWM Restart Enable bit

- 1 = Upon Auto-Shutdown, the ECCPxASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically
- 0 = Upon Auto-Shutdown, ECCPxASE must be cleared in software to restart the PWM

bit 6-0 **PxDC6:PxDC0:** PWM Delay Count bits Delay time, in number of Fosc/4 (4 * Tosc) cycles, between the scheduled and actual time for a PWM signal to transition to active.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

18.4.3.2 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON1<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit, SSPIF (PIR1<3>), must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

If SEN is enabled (SSPCON1<0> = 1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit CKP (SSPCON<4>). See **Section 18.4.4** "**Clock Stretching**" for more detail.

18.4.3.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low regardless of SEN (see Section 18.4.4 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RC3/ SCK/SCL should be enabled by setting bit, CKP (SSPCON1<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 18-9).

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3/SCK/SCL must be enabled by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.

18.4.8 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start condition enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

Note: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

18.4.8.1 WCOL Status Flag

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete.



FIGURE 18-19: FIRST START BIT TIMING

19.2.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 19-5. The data is received on the RXx pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RCxIE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- Flag bit RCxIF will be set when reception is complete and an interrupt will be generated if enable bit RCxIE was set.
- Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREGx register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

19.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- If interrupts are required, set the RCEN bit and select the desired priority level with the RCxIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- The RCxIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCxIE and GIE bits are set.
- 8. Read the RCSTAx register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREGx to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

FIGURE 19-5: EUSART RECEIVE BLOCK DIAGRAM



20.6 Use of the ECCP2 Trigger

An A/D conversion can be started by the special event trigger of the ECCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the

A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition <u>done</u> before the special event trigger sets the GO/DONE bit and starts a conversion.

If the A/D module is not enabled (ADON is cleared), the special event trigger will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
PIR2		CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	-0-0 0000	-0-0 0000
PIE2		CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	-0-0 0000	-0-0 0000
IPR2	-	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	-1-1 1111	-1-1 1111
ADRESH	A/D Result	t Register H	ligh Byte						xxxx xxxx	uuuu uuuu
ADRESL	A/D Result	t Register L	ow Byte						xxxx xxxx	uuuu uuuu
ADCON0		_	CHS3	CHS3	CHS1	CHS0	GO/DONE	ADON	00 0000	00 0000
ADCON1		_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
ADCON2	ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	0-00 0000
PORTA		RA6 ⁽²⁾	RA5	RA4	RA3	RA2	RA1	RA0	-x0x 0000	-u0u 0000
TRISA	-	TRISA6 ⁽²⁾	PORTA Da	ata Directio	on Registe	r			-111 1111	-111 1111
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	x000 0000	u000 0000
TRISF	PORTF Da	ta Direction	Control Re	egister					1111 1111	1111 1111
PORTH ⁽³⁾	RH7	RH6	RH5	RH4	RH3	RH2	RH1	RH0	0000 xxxx	0000 uuuu
TRISH ⁽³⁾	PORTH Da	ta Direction	Control Re	egister					1111 1111	1111 1111

 TABLE 20-2:
 SUMMARY OF REGISTERS ASSOCIATED WITH A/D

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: Enabled only in Microcontroller mode for PIC18F8525/8621 devices.

2: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator modes only and read '0' in all other oscillator modes.

3: Implemented on PIC18F8525/8621 devices only, otherwise read as '0'.

23.1 Control Register

bit 5

The Low-Voltage Detect Control register (Register 23-1) controls the operation of the Low-Voltage Detect circuitry.

REGISTER 23-1: LVDCON: LOW-VOLTAGE DETECT CONTROL REGISTER

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
—	—	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

IRVST: Internal Reference Voltage Stable Flag bit

- 1 = Indicates that the Low-Voltage Detect logic will generate the interrupt flag at the specified voltage range
- 0 = Indicates that the Low-Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the LVD interrupt should not be enabled
- bit 4 LVDEN: Low-Voltage Detect Power Enable bit

1 = Enables LVD, powers up LVD circuit

- 0 = Disables LVD, powers down LVD circuit
- bit 3-0 LVDL3:LVDL0: Low-Voltage Detection Limit bits
 - 1111 = External analog input is used (input comes from the LVDIN pin)
 - 1111 = External ana 1110 = 4.45V-4.83V 1101 = 4.16V-4.5V 1100 = 3.96V-4.3V 1011 = 3.76V-3.92V 1010 = 3.57V-3.87V 1001 = 3.47V-3.75V 1000 = 3.27V-3.55V 0111 = 2.98V-3.22V 0110 = 2.77V-3.01V 0101 = 2.67V-2.89V 0100 = 2.48V-2.68V 0011 = 2.37V-2.57V 0010 = 2.18V-2.36V 0001 = 1.98V-2.14V 0000 = Reserved
 - **Note:** LVDL3:LVDL0 modes, which result in a trip point below the valid operating voltage of the device, are not tested.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

TABLE 25-2: PIC18FXXXX INSTRUCTION SET

Mnemo	onic,	Description	Cualas	16-Bit Instruction Word				Status	Neteo
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED F	FILE REGISTER OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f. d. a	Increment f	1 ΄	0010	10da	ffff	ffff	C. DC. Z. OV. N	1. 2. 3. 4
INCESZ	f.d.a	Increment f. Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f. d. a	Increment f. Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1.2
IORWE	f d a	Inclusive OR WREG with f	1	0001	00da	ffff	 ffff	7 N	12
MOVE	fda	Move f	1	0101	00da	 ffff	 ffff	Z N	1
MOVEE	f, f,	Move f. (source) to 1st word	2	1100	ffff	ffff	ffff	None	
WIG VI I	's, 'a	f, (destination) 2nd word	2	1111	ffff	ffff	 ffff		
MOV/WE	fa	Move WREG to f	1	0110	1115	ffff	ffff	None	
	f a	Multiply WREG with f	1	0110	0015	ffff		None	
NEGE	f a	Negate f	1	0110	110a	ffff			1 2
RICE	f d a	Rotate Left f through Carry	1	0110	01do			C, DC, Z, CV, N	1, 2
	f d o	Rotate Left f (No Carry)	1	0100	01da	LLLL FFFF	1111 6666	C, Z, N Z N	1 2
	fdo	Rotate Left I (No Carry)	1	0100	ooda	LLLL	LLLL		1,∠
	I, U, A	Rotate Right f (Ne Corry)	1	0011	000a	LLLL	LLLL	C, Z, N Z N	
	f, u, a		1	0100	100da	LLLL	LLLL	Z, IN	
	l, a f d o	Sel I Subtract f from M/DEC with	1	0110	100a	LILL	LILL		1.0
SUBLINB	1, d, a	borrow	1	0101	Ulda	IIII	IIII	C, DC, Z, OV, N	1, 2
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	1, 2
		borrow							
SWAPF	f. d. a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f.a	Test f. skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1.2
XORWF	f. d. a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z. N	,
BIT-ORIEN	TED FIL	E REGISTER OPERATIONS	1 -					_,	
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b. a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f. b. a	Bit Test f. Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3.4
BTG	f. b. a	Bit Togale f	1	0111	bbba	ffff	ffff	None	1.2
<u> </u>	., », u		l •	~	22204				., _

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as an input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

PIC18F6525/6621/8525/8621



FIGURE 28-25: MINIMUM AND MAXIMUM VIN vs. VDD (ST INPUT, -40°C TO +125°C)











FIGURE 28-27: MINIMUM AND MAXIMUM VIN vs. VDD (I²C INPUT, -40°C TO +125°C)

NOTES:

Ρ

Packaging	373
Details	374
Marking	373
Parallel Slave Port (PSP)	111, 128
Associated Registers	
RE0/AD8/RD/P2D Pin	128
RF1/AD9/WR/P2C Pin	128
RE2/AD10/CS/P2B Pin	128
Select (PSPMODE Bit)	111 128
Phase Locked Loop (PLL)	22
Plase Lucked Luop (FLL)	20 201
DICETART Dive Development Drogrommer	۱ ۲۵ مدد
PIE Registers	95
PIN FUNCTIONS	
AVDD	20
AVss	20
MCLR/VPP/RG5	11
OSC1/CLKI	11
OSC2/CLKO/RA6	11
RA0/AN0	12
RA1/AN1	12
RA2/AN2/VREF	12
RA3/AN3/VREF+	12
RA4/T0CKI	12
RA5/AN4/LVDIN	12
RA6	12
RB0/INT0/FLT0	
RB1/INT1	
RB2/INT2	13
RB3/INT3/FCCP2/P2A	13
RB4/KBI0	13
RB5/KBI1/PGM	
RB6/KBI2/PGC	13 13
RB7/KBI3/PGD	13
	10 14
	+ ۱ ۱ ۸
RC1/T105I/ECCF2/F2R	۲4۱4 ۱۸
	14 14
	14
RC4/SDI/SDA	14
RC6/TX1/CK1	
RC7/RX1/DT1	14
RD0/AD0/PSP0	
RD1/AD1/PSP1	15
RD2/AD2/PSP2	15
RD3/AD3/PSP3	15
RD4/AD4/PSP4	15
RD5/AD5/PSP5	15
RD6/AD6/PSP6	15
RD7/AD7/PSP7	15
RE0/AD8/RD/P2D	16
RE1/AD9/WR/P2C	16
RE2/AD10/CS/P2B	16
RE3/AD11/P3C	16
RE4/AD12/P3B	
RE5/AD13/P1C	
RE6/AD14/P1B	
RE7/AD15/ECCP2/P2A	
RF0/AN5	17
RF1/AN6/C2OUT	
RF2/AN7/C10UT	

RF3/AN8	17
RF4/AN9	17
RF5/AN10/CVREF	17
RF6/AN11	
RF7/SS	17
RG0/ECCP3/P3A	18
RG1/TX2/CK2	
	10
RG2/RA2/D12	
RG3/CCP4/P3D	
RG4/CCP5/P1D	
RH0/A16	19
RH1/A17	19
RH2/A18	19
RH3/A19	19
RH4/AN12/P3C	
RH5/AN13/P3B	
RH6/AN14/P1C	19
PH7/AN15/P1B	10
RH7/ANT5/FTD	20 20
RJ1/OE	
RJ2/ <u>WRL</u>	20
RJ3/WRH	20
RJ4/ <u>BA</u> 0	20
RJ5/CE	20
RJ6/LB	20
RJ7/ <u>UB</u>	
Vn	20
Vss	20
Pinout I/O Descriptions	
DIR Registere	
PIR Registers	
PLL LOCK TIME-OUT	211
Pointer, FSR	
Pointer, FSR POP	50 56 304
Pointer, FSR POP POR. See Power-on Reset.	
Pointer, FSR POP POR. See Power-on Reset. PORTA	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions	105
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register	105
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register	105
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External.	105 105 105 103 103 103 103 103 103 108 108 106 106 102
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External. TRISB Register.	105 105 105 103 103 103 103 103 103 108 108 106 106 102 106
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External. TRISB Register PORTC	105 105 105 103 103 103 103 103 108 108 108 106 106 102 106
Pointer, FSR	105
Pointer, FSR	
Pointer, FSR	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register PORTC Register PORTC Register PORTC Register PORTC Register	
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External TRISB Register PORTC Associated Registers Functions LATC Register PORTC	105 105 103 103 103 103 103 103 103 103 103 106 106 106 106 106 100 109 109
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External. TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register RC3/SCK/SCL Pin TRISC Register	105 105 105 103 103 103 103 103 103 103 103 108 106 106 106 106 100 110 110 110 109 109
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register PORTC Register PORTC Register PORTC Register RC3/SCK/SCL Pin TRISC Register.	105 105 105 103 103 103 103 103 103 103 103 108 106 106 106 106 106 100 110 110 109 109 109
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External. TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register PORTD PORTD	105 105 105 103 103 103 103 103 103 103 103 103 104 106 106 106 106 106 106 106 109 109 109 128
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register PORTC Register RC3/SCK/SCL Pin TRISC Register. PORTD Associated Registers	105 105 105 103 103 103 103 103 103 103 103 103 104 105 106 106 106 106 106 102 106 109 109 109 187 109 128 113
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External. TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register PORTC Register RC3/SCK/SCL Pin TRISC Register. PORTD Associated Registers Functions LATC Register PORTD RC3/SCK/SCL Pin TRISC Register. PORTD Associated Registers Functions LATC Register PORTD Associated Registers Functions LATC Register PORTD Associated Registers Functions LATC Register PORTD Associated Registers Functions COMPACING C	105 105 105 103 103 103 103 103 103 103 103 103 104 105 106 106 106 106 106 106 106 109 109 109 109 187 109 128 113
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External. TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register PORTD Associated Registers Functions LATC Register PORTD Associated Registers Functions LATD Register PORTD Associated Registers Functions LATD Register	105 105 105 103 103 103 103 103 103 103 103 103 103
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register PORTC Register RC3/SCK/SCL Pin TRISC Register PORTD Associated Registers Functions LATD Register PORTD Associated Registers Functions LATD Register PORTD Associated Registers Functions LATD Register PORTD PORTD Associated Registers Functions LATD Register PORTD PORTD PORTD PORTD PORTD PORTO PORTD PORT	105 105 105 103 103 103 103 103 103 103 103
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register RC3/SCK/SCL Pin TRISC Register PORTD Associated Registers Functions LATC Register PORTD Associated Registers Functions LATD Register PORTD Associated Registers Functions LATD Register PORTD PORTD PORTD Register PORTD PORTD PORTD Register PORTD PORTD PORTD Register PORTD PORTD	105 105 105 103 103 103 103 103 103 103 103
Pointer, FSR POP POR. See Power-on Reset. PORTA Associated Registers Functions LATA Register PORTA Register TRISA Register PORTB Associated Registers Functions LATB Register PORTB Register RB3/INT3:RB0/INT0/FLT0 Pins, External TRISB Register PORTC Associated Registers Functions LATC Register PORTC Register RC3/SCK/SCL Pin TRISC Register PORTD Associated Registers Functions LATC Register PORTD Associated Registers Functions LATC Register PORTD Associated Registers Functions LATD Register PORTD PORTD Associated Registers Functions LATD Register PORTD PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register TRISD Register TRISD Register TRISD Register	105 105 105 103 103 103 103 103 103 103 103

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support