

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M4 |
| Core Size | 32-Bit Single-Core |
| Speed | 72MHz |
| Connectivity | CANbus, EBI/EMI, I²C, IrDA, LINbus, SmartCard, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 56 |
| Program Memory Size | 2MB (2M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 512K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.8V |
| Data Converters | A/D 16x12b SAR; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-VFQFN Exposed Pad |
| Supplier Device Package | 64-QFN (9x9) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b120f2048gm64-b |

1. Feature List

The EFM32GG11 highlighted features are listed below.

- **ARM Cortex-M4 CPU platform**
 - High performance 32-bit processor @ up to 72 MHz
 - DSP instruction support and Floating Point Unit
 - Memory Protection Unit
 - Wake-up Interrupt Controller
- **Flexible Energy Management System**
 - 80 μ A/MHz in Active Mode (EM0)
 - 2.1 μ A EM2 Deep Sleep current (16 kB RAM retention and RTCC running from LFRCO)
- **Integrated DC-DC buck converter**
- **Up to 2048 kB flash program memory**
 - Dual-bank with read-while-write support
- **Up to 512 kB RAM data memory**
 - 256 kB with ECC (SEC-DED)
- **Octal/Quad-SPI Flash Memory Interface**
 - Supports 3 V and 1.8 V memories
 - 1/2/4/8-bit data bus
 - Quad-SPI Execute In Place (XIP)
- **Communication Interfaces**
 - Low-energy Universal Serial Bus (USB) with Device and Host support
 - Fully USB 2.0 compliant
 - On-chip PHY and embedded 5V to 3.3V regulator
 - Crystal-free Device mode operation
 - Patent-pending Low-Energy Mode (LEM)
 - SD/MMC/SDIO Host Controller
 - SD v3.01, SDIO v3.0 and MMC v4.51
 - 1/4/8-bit bus width
 - 10/100 Ethernet MAC with MII/RMII interface
 - IEEE1588-2008 precision time stamping
 - Energy Efficient Ethernet (802.3az)
 - Up to 2x CAN Bus Controller
 - Version 2.0A and 2.0B up to 1 Mbps
 - 6x Universal Synchronous/Asynchronous Receiver/ Transmitter
 - UART/SPI/SmartCard (ISO 7816)/IrDA/I2S/LIN
 - Triple buffered full/half-duplex operation with flow control
 - Ultra high speed (36 MHz) operation on one instance
 - 2x Universal Asynchronous Receiver/ Transmitter
 - 2x Low Energy UART
 - Autonomous operation with DMA in Deep Sleep Mode
 - 3x I²C Interface with SMBus support
 - Address recognition in EM3 Stop Mode
- **Up to 144 General Purpose I/O Pins**
 - Configurable push-pull, open-drain, pull-up/down, input filter, drive strength
 - Configurable peripheral I/O locations
 - 5 V tolerance on select pins
 - Asynchronous external interrupts
 - Output state retention and wake-up from Shutoff Mode
- **Up to 24 Channel DMA Controller**
- **Up to 24 Channel Peripheral Reflex System (PRS) for autonomous inter-peripheral signaling**
- **External Bus Interface for up to 4x256 MB of external memory mapped space**
 - TFT Controller with Direct Drive
 - Per-pixel alpha-blending engine
- **Hardware Cryptography**
 - AES 128/256-bit keys
 - ECC B/K163, B/K233, P192, P224, P256
 - SHA-1 and SHA-2 (SHA-224 and SHA-256)
 - True Random Number Generator (TRNG)
- **Hardware CRC engine**
 - Single-cycle computation with 8/16/32-bit data and 16-bit (programmable)/32-bit (fixed) polynomial
- **Security Management Unit (SMU)**
 - Fine-grained access control for on-chip peripherals
- **Integrated Low-energy LCD Controller with up to 8x36 segments**
 - Voltage boost, contrast and autonomous animation
 - Patented low-energy LCD driver
- **Backup Power Domain**
 - RTCC and retention registers in a separate power domain, available down to energy mode EM4H
 - Operation from backup battery when main power absent/ insufficient
- **Ultra Low-Power Precision Analog Peripherals**
 - 2x 12-bit 1 Msamples/s Analog to Digital Converter (ADC)
 - On-chip temperature sensor
 - 2x 12-bit 500 ksamples/s Digital to Analog Converter (VDAC)
 - Digital to Analog Current Converter (IDAC)
 - Up to 4x Analog Comparator (ACMP)
 - Up to 4x Operational Amplifier (OPAMP)
 - Robust current-based capacitive sensing with up to 64 inputs and wake-on-touch (CSEN)
 - Up to 108 GPIO pins are analog-capable. Flexible analog peripheral-to-pin routing via Analog Port (APORT)
 - Supply Voltage Monitor

4.1.5 5V Regulator

$V_{VREGI} = 5\text{ V}$, $V_{VREGO} = 3.3\text{ V}$, $C_{VREGI} = 10\text{ }\mu\text{F}$, $C_{VREGO} = 4.7\text{ }\mu\text{F}$, unless otherwise specified.

Table 4.5. 5V Regulator

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|-----------------|---|-----|------|-----|----------------|
| VREGI or VBUS input voltage range | V_{VREGI} | Regulating output | 2.7 | — | 5.5 | V |
| | | Bypass mode enabled | 2.7 | — | 3.8 | V |
| VREGO output voltage | V_{VREGO} | Regulating output, 3.3 V setting | 3.1 | 3.3 | 3.5 | V |
| | | EM4S open-loop output, $I_{OUT} < 100\text{ }\mu\text{A}$ | 1.8 | — | 3.8 | V |
| Voltage output step size | V_{VREGO_SS} | | — | 0.1 | — | V |
| Resistance in Bypass Mode | R_{BYP} | Bypass mode enabled | — | 1.2 | TBD | Ω |
| Output current | I_{OUT} | EM0 or EM1, $V_{VREGI} > V_{VREGO} + 0.6\text{ V}$ | — | — | 200 | mA |
| | | EM0 or EM1, $V_{VREGI} > V_{VREGO} + 0.3\text{ V}$ | — | — | 100 | mA |
| | | EM2, EM3, or EM4H, $V_{VREGI} > V_{VREGO} + 0.6\text{ V}$ | — | — | 2 | mA |
| | | EM2, EM3, or EM4H, $V_{VREGI} > V_{VREGO} + 0.3\text{ V}$ | — | — | 0.5 | mA |
| | | EM4S | — | — | 20 | μA |
| Load regulation | $L_{R_{VREGO}}$ | EM0 or EM1 | — | 0.10 | — | mV/mA |
| | | EM2, EM3, or EM4H | — | 2.5 | — | mV/mA |
| DC power supply rejection | PSR_{DC} | | — | 40 | — | dB |
| VREGI or VBUS bypass capacitance | C_{VREGI} | | — | 10 | — | μF |
| VREGO bypass capacitance | C_{VREGO} | | 1 | 4.7 | 10 | μF |
| Supply current consumption | I_{VREGI} | EM0 or EM1, No load | — | 29 | — | μA |
| | | EM2, EM3, or EM4H, No load | — | 270 | — | nA |
| | | EM4S, No load | — | 70 | — | nA |
| VREGI and VBUS detection high threshold | V_{DET_H} | | TBD | 1.18 | — | V |
| VREGI and VBUS detection low threshold | V_{DET_L} | | — | 1.12 | TBD | V |
| Current monitor transfer ratio | $IMON_{XF}$ | Translation of current through VREGO path to voltage at ADC input | — | 0.35 | — | mA/mV |

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|----------------------|---|-----|------|-----|------|
| Current consumption in EM3 mode, with voltage scaling enabled | I _{EM3_VS} | Full 512 kB RAM retention and CRYOTIMER running from ULFR-CO | — | 3.4 | — | µA |
| Current consumption in EM4H mode, with voltage scaling enabled | I _{EM4H_VS} | 128 byte RAM retention, RTCC running from LFXO | — | 0.94 | — | µA |
| | | 128 byte RAM retention, CRYOTIMER running from ULFRCO | — | 0.56 | — | µA |
| | | 128 byte RAM retention, no RTCC | — | 0.56 | — | µA |
| Current consumption in EM4S mode | I _{EM4S} | No RAM retention, no RTCC | — | 0.1 | — | µA |
| Current consumption of peripheral power domain 1, with voltage scaling enabled | I _{PD1_VS} | Additional current consumption in EM2/3 when any peripherals on power domain 1 are enabled ¹ | — | 0.68 | — | µA |
| Current consumption of peripheral power domain 2, with voltage scaling enabled | I _{PD2_VS} | Additional current consumption in EM2/3 when any peripherals on power domain 2 are enabled ¹ | — | 0.28 | — | µA |

Note:

1. Extra current consumed by power domain. Does not include current associated with the enabled peripherals. See [3.2.4 EM2 and EM3 Power Domains](#) for a list of the peripherals in each power domain.
2. CMU_LFRCOCTRL_ENVREF = 1, CMU_LFRCOCTRL_VREFUPDATE = 1

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|----------------------------|--|-----|-------|-----|--------|
| ADC clock frequency | f _{ADCCLK} | | — | — | 16 | MHz |
| Throughput rate | f _{ADC RATE} | | — | — | 1 | Msps |
| Conversion time ¹ | t _{ADCCONV} | 6 bit | — | 7 | — | cycles |
| | | 8 bit | — | 9 | — | cycles |
| | | 12 bit | — | 13 | — | cycles |
| Startup time of reference generator and ADC core | t _{ADCSTART} | WARMUPMODE ⁴ = NORMAL | — | — | 5 | μs |
| | | WARMUPMODE ⁴ = KEEPIN-STANDBY | — | — | 2 | μs |
| | | WARMUPMODE ⁴ = KEEPINSLOWACC | — | — | 1 | μs |
| SNDR at 1Msps and f _{IN} = 10kHz | SNDR _{ADC} | Internal reference ⁷ , differential measurement | TBD | 67 | — | dB |
| | | External reference ⁶ , differential measurement | — | 68 | — | dB |
| Spurious-free dynamic range (SFDR) | SFDR _{ADC} | 1 MSamples/s, 10 kHz full-scale sine wave | — | 75 | — | dB |
| Differential non-linearity (DNL) | DNL _{ADC} | 12 bit resolution, No missing codes | TBD | — | TBD | LSB |
| Integral non-linearity (INL), End point method | INL _{ADC} | 12 bit resolution | TBD | — | TBD | LSB |
| Offset error | V _{ADC OFFSETERR} | | TBD | 0 | TBD | LSB |
| Gain error in ADC | V _{ADCGAIN} | Using internal reference | — | -0.2 | TBD | % |
| | | Using external reference | — | -1 | — | % |
| Temperature sensor slope | V _{TS_SLOPE} | | — | -1.84 | — | mV/°C |

Note:

1. Derived from ADCCLK.
2. PSRR is referenced to AVDD when ANASW=0 and to DVDD when ANASW=1 in EMU_PWRCTRL.
3. In ADCn_BIASPROG register.
4. In ADCn_CNTL register.
5. The absolute voltage allowed at any ADC input is dictated by the power rail supplied to on-chip circuitry, and may be lower than the effective full scale voltage. All ADC inputs are limited to the ADC supply (AVDD or DVDD depending on EMU_PWRCTRL_ANASW). Any ADC input routed through the APOR will further be limited by the IOVDD supply to the pin.
6. External reference is 1.25 V applied externally to ADCnEXTREFP, with the selection CONF in the SINGLECTRL_REF or SCANCTRL_REF register field and VREFP in the SINGLECTRLX_VREFSEL or SCANCTRLX_VREFSEL field. The differential input range with this configuration is ± 1.25 V.
7. Internal reference option used corresponds to selection 2V5 in the SINGLECTRL_REF or SCANCTRL_REF register field. The differential input range with this configuration is ± 1.25 V. Typical value is characterized using full-scale sine wave input. Minimum value is production-tested using sine wave input at 1.5 dB lower than full scale.

4.1.15 Analog Comparator (ACMP)

Table 4.23. Analog Comparator (ACMP)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|----------------------|---|-----|-----|--------------------------|------|
| Input voltage range | V _{ACMPIN} | ACMPVDD = ACMPn_CTRL_PWRSEL ¹ | — | — | V _{ACMPVDD} | V |
| Supply voltage | V _{ACMPVDD} | BIASPROG ⁴ ≤ 0x10 or FULL-BIAS ⁴ = 0 | 1.8 | — | V _{VREGVDD_MAX} | V |
| | | 0x10 < BIASPROG ⁴ ≤ 0x20 and FULLBIAS ⁴ = 1 | 2.1 | — | V _{VREGVDD_MAX} | V |
| Active current not including voltage reference ² | I _{ACMP} | BIASPROG ⁴ = 1, FULLBIAS ⁴ = 0 | — | 50 | — | nA |
| | | BIASPROG ⁴ = 0x10, FULLBIAS ⁴ = 0 | — | 306 | — | nA |
| | | BIASPROG ⁴ = 0x02, FULLBIAS ⁴ = 1 | — | 6.5 | — | μA |
| | | BIASPROG ⁴ = 0x20, FULLBIAS ⁴ = 1 | — | 74 | TBD | μA |
| Current consumption of internal voltage reference ² | I _{ACMPREF} | VLP selected as input using 2.5 V Reference / 4 (0.625 V) | — | 50 | — | nA |
| | | VLP selected as input using VDD | — | 20 | — | nA |
| | | VBDIV selected as input using 1.25 V reference / 1 | — | 4.1 | — | μA |
| | | VADIV selected as input using VDD/1 | — | 2.4 | — | μA |

4.1.23 I²C4.1.23.1 I²C Standard-mode (Sm)¹Table 4.31. I²C Standard-mode (Sm)¹

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|---------------------|----------------|-----|-----|------|------|
| SCL clock frequency ² | f _{SCL} | | 0 | — | 100 | kHz |
| SCL clock low time | t _{LOW} | | 4.7 | — | — | μs |
| SCL clock high time | t _{HIGH} | | 4 | — | — | μs |
| SDA set-up time | t _{SU_DAT} | | 250 | — | — | ns |
| SDA hold time ³ | t _{HD_DAT} | | 100 | — | 3450 | ns |
| Repeated START condition set-up time | t _{SU_STA} | | 4.7 | — | — | μs |
| (Repeated) START condition hold time | t _{HD_STA} | | 4 | — | — | μs |
| STOP condition set-up time | t _{SU_STO} | | 4 | — | — | μs |
| Bus free time between a STOP and START condition | t _{BUF} | | 4.7 | — | — | μs |

Note:


1. For CLHR set to 0 in the I²Cn_CTRL register.
2. For the minimum HFPERCLK frequency required in Standard-mode, refer to the I²C chapter in the reference manual.
3. The maximum SDA hold time (t_{HD_DAT}) needs to be met only when the device does not stretch the low time of SCL (t_{LOW}).

EBI TFT Output Timing

All numbers are based on route locations 0,1,2 only (with all EBI alternate functions using the same location at the same time). Timing is specified at 10% and 90% of IOVDD, 25 pF external loading, and slew rate for all GPIO set to 6.

Table 4.39. EBI TFT Output Timing

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|-----------------------|---------------------|--|-----|-----|------|
| Output hold time, EBI_DCLK to EBI_AD invalid | t _{OH_DCLK} | IOVDD \geq 1.62 V | -23 + (TFTHOLD * t _{HFCOR-ECLK}) | — | — | ns |
| | | IOVDD \geq 3.0 V | -12 + (TFTHOLD * t _{HFCOR-ECLK}) | — | — | ns |
| Output setup time, EBI_AD valid to EBI_DCLK | t _{OSU_DCLK} | IOVDD \geq 1.62 V | -11 + (TFTSET- UP * t _{HFCOR-ECLK}) | — | — | ns |
| | | IOVDD \geq 3.0 V | -9 + (TFTSET- UP * t _{HFCOR-ECLK}) | — | — | ns |

**Figure 4.6. EBI TFT Output Timing**




Figure 4.28. EM2, EM3, EM4H and EM4S Typical Supply Current vs. Supply

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|--------|---|----------|--------|-------------------------------|
| PG6 | H1 | GPIO (5V) | PG7 | H2 | GPIO (5V) |
| PG5 | H3 | GPIO (5V) | PE6 | H12 | GPIO |
| PE5 | H13 | GPIO | DVDD | H14 | Digital power supply. |
| PG9 | J1 | GPIO (5V) | PG10 | J2 | GPIO (5V) |
| PG8 | J3 | GPIO (5V) | PE3 | J12 | GPIO |
| PE4 | J13 | GPIO | VREGVDD | J14 | Voltage regulator VDD input |
| PG12 | K1 | GPIO | PG13 | K2 | GPIO |
| PG11 | K3 | GPIO (5V) | PE2 | K12 | GPIO |
| PE1 | K13 | GPIO (5V) | VREGSW | K14 | DCDC regulator switching node |
| PG15 | L1 | GPIO (5V) | PB15 | L2 | GPIO (5V) |
| PG14 | L3 | GPIO | PC7 | L12 | GPIO |
| PE0 | L13 | GPIO (5V) | VREGVSS | L14 | Voltage regulator VSS |
| PB0 | M1 | GPIO | PB1 | M2 | GPIO |
| PB4 | M3 | GPIO | PC0 | M4 | GPIO (5V) |
| PC3 | M5 | GPIO (5V) | PA9 | M6 | GPIO |
| BODEN | M7 | Brown-Out Detector Enable. This pin may be left disconnected or tied to AVDD. | PA12 | M8 | GPIO (5V) |
| RESETn | M9 | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. | PB10 | M10 | GPIO (5V) |
| PD1 | M11 | GPIO | PC6 | M12 | GPIO |
| PD5 | M13 | GPIO | PD8 | M14 | GPIO |
| PB7 | N1 | GPIO | PB2 | N2 | GPIO |
| PB5 | N3 | GPIO | PC2 | N4 | GPIO (5V) |
| PC5 | N5 | GPIO | PA8 | N6 | GPIO |
| PA11 | N7 | GPIO | PA14 | N8 | GPIO |
| PB11 | N9 | GPIO | PB12 | N10 | GPIO |
| PD0 | N11 | GPIO (5V) | PD2 | N12 | GPIO (5V) |
| PD4 | N13 | GPIO | PD7 | N14 | GPIO |
| PB8 | P1 | GPIO | PB3 | P2 | GPIO |
| PB6 | P3 | GPIO | PC1 | P4 | GPIO (5V) |
| PC4 | P5 | GPIO | PA7 | P6 | GPIO |
| PA10 | P7 | GPIO | PA13 | P8 | GPIO (5V) |
| PB9 | P9 | GPIO (5V) | PB13 | P10 | GPIO |
| PB14 | P11 | GPIO | AVDD | P12 | Analog power supply. |
| PD3 | P13 | GPIO | PD6 | P14 | GPIO |

5.4 EFM32GG11B5xx in BGA120 Device Pinout




Figure 5.4. EFM32GG11B5xx in BGA120 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [5.20 GPIO Functionality Table](#) or [5.21 Alternate Functionality Overview](#).

Table 5.4. EFM32GG11B5xx in BGA120 Device Pinout

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|--------|-------------------------|----------|--------|--|
| PE15 | A1 | GPIO | PE14 | A2 | GPIO |
| PE12 | A3 | GPIO | PE9 | A4 | GPIO |
| PD11 | A5 | GPIO | PD9 | A6 | GPIO |
| PF7 | A7 | GPIO | PF5 | A8 | GPIO |
| PF14 | A9 | GPIO (5V) | PF12 | A10 | GPIO |
| VREGI | A11 | Input to 5 V regulator. | VREGO | A12 | Decoupling for 5 V regulator and regulator output. Power for USB PHY in USB-enabled OPNs |

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|---|--|----------|-------------------------------|----------------------------|
| PF11 | A13 | GPIO (5V) | PA15 | B1 | GPIO |
| PE13 | B2 | GPIO | PE11 | B3 | GPIO |
| PE8 | B4 | GPIO | PD12 | B5 | GPIO |
| PD10 | B6 | GPIO | PF8 | B7 | GPIO |
| PF6 | B8 | GPIO | PF13 | B9 | GPIO (5V) |
| PF4 | B10 | GPIO | PF3 | B11 | GPIO |
| NC | B12 | No Connect. | PF10 | B13 | GPIO (5V) |
| PA1 | C1 | GPIO | PA0 | C2 | GPIO |
| PE10 | C3 | GPIO | PD13 | C4 | GPIO (5V) |
| VSS | C5 C8 H3 J3 K11 L12 L15 | Ground | IOVDD1 | C6 | Digital IO power supply 1. |
| PF9 | C7 | GPIO | IOVDD0 | C9 J11 K3 L11 L16 | Digital IO power supply 0. |
| PF2 | C10 | GPIO | PF1 | C11 | GPIO (5V) |
| PC14 | C12 | GPIO (5V) | PC15 | C13 | GPIO (5V) |
| PA3 | D1 | GPIO | PA2 | D2 | GPIO |
| PB15 | D3 | GPIO (5V) | PF0 | D11 | GPIO (5V) |
| PC12 | D12 | GPIO (5V) | PC13 | D13 | GPIO (5V) |
| PA6 | E1 | GPIO | PA5 | E2 | GPIO |
| PA4 | E3 | GPIO | PC9 | E11 | GPIO (5V) |
| PC10 | E12 | GPIO (5V) | PC11 | E13 | GPIO (5V) |
| PB0 | F1 | GPIO | PB1 | F2 | GPIO |
| PB2 | F3 | GPIO | PE6 | F11 | GPIO |
| PE7 | F12 | GPIO | PC8 | F13 | GPIO (5V) |
| PB3 | G1 | GPIO | PB4 | G2 | GPIO |
| IOVDD2 | G3 | Digital IO power supply 2. | PE3 | G11 | GPIO |
| PE4 | G12 | GPIO | PE5 | G13 | GPIO |
| PB5 | H1 | GPIO | PB6 | H2 | GPIO |
| DVDD | H11 | Digital power supply. | PE2 | H12 | GPIO |
| DECOPPLE | H13 | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. | PD14 | J1 | GPIO (5V) |
| PD15 | J2 | GPIO (5V) | PE1 | J12 | GPIO (5V) |
| VREGVDD | J13 | Voltage regulator VDD input | PC0 | K1 | GPIO (5V) |

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|---|---|----------|-------------------------------|----------------------------|
| PF11 | A13 | GPIO (5V) | PA15 | B1 | GPIO |
| PE13 | B2 | GPIO | PE11 | B3 | GPIO |
| PE8 | B4 | GPIO | PD12 | B5 | GPIO |
| PD10 | B6 | GPIO | PF8 | B7 | GPIO |
| PF6 | B8 | GPIO | PF3 | B9 | GPIO |
| PF1 | B10 | GPIO (5V) | PF12 | B11 | GPIO |
| VBUS | B12 | USB VBUS signal and auxiliary input to 5 V regulator. | PF10 | B13 | GPIO (5V) |
| PA1 | C1 | GPIO | PA0 | C2 | GPIO |
| PE10 | C3 | GPIO | PD13 | C4 | GPIO (5V) |
| VSS | C5 C8 H3 J3 K11 K12 L12 L13 M8 M11 N8 | Ground | IOVDD1 | C6 | Digital IO power supply 1. |
| PF9 | C7 | GPIO | IOVDD0 | C9 J11 K3 L11 L14 | Digital IO power supply 0. |
| PF0 | C10 | GPIO (5V) | PE4 | C11 | GPIO |
| PC14 | C12 | GPIO (5V) | PC15 | C13 | GPIO (5V) |
| PA3 | D1 | GPIO | PA2 | D2 | GPIO |
| PB15 | D3 | GPIO (5V) | PE5 | D11 | GPIO |
| PC12 | D12 | GPIO (5V) | PC13 | D13 | GPIO (5V) |
| PA6 | E1 | GPIO | PA5 | E2 | GPIO |
| PA4 | E3 | GPIO | PE6 | E11 | GPIO |
| PC10 | E12 | GPIO (5V) | PC11 | E13 | GPIO (5V) |
| PB0 | F1 | GPIO | PB1 | F2 | GPIO |
| PB2 | F3 | GPIO | PE7 | F11 | GPIO |
| PC8 | F12 | GPIO (5V) | PC9 | F13 | GPIO (5V) |
| PB3 | G1 | GPIO | PB4 | G2 | GPIO |
| IOVDD2 | G3 | Digital IO power supply 2. | PE0 | G11 | GPIO (5V) |
| PE1 | G12 | GPIO (5V) | PE3 | G13 | GPIO |
| PB5 | H1 | GPIO | PB6 | H2 | GPIO |
| DVDD | H11 | Digital power supply. | PE2 | H12 | GPIO |
| PC7 | H13 | GPIO | PD14 | J1 | GPIO (5V) |

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|--------|-------------|----------|--------|---|
| PF2 | 78 | GPIO | VBUS | 79 | USB VBUS signal and auxiliary input to 5 V regulator. |
| PF12 | 80 | GPIO | PF5 | 81 | GPIO |
| PF6 | 84 | GPIO | PF7 | 85 | GPIO |
| PF8 | 86 | GPIO | PF9 | 87 | GPIO |
| PD9 | 88 | GPIO | PD10 | 89 | GPIO |
| PD11 | 90 | GPIO | PD12 | 91 | GPIO |
| PE8 | 92 | GPIO | PE9 | 93 | GPIO |
| PE10 | 94 | GPIO | PE11 | 95 | GPIO |
| PE12 | 96 | GPIO | PE13 | 97 | GPIO |
| PE14 | 98 | GPIO | PE15 | 99 | GPIO |
| PA15 | 100 | GPIO | | | |

Note:

1. GPIO with 5V tolerance are indicated by (5V).

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|--------|-------------------------------|----------|--------|---|
| PC4 | 13 | GPIO | PC5 | 14 | GPIO |
| PB7 | 15 | GPIO | PB8 | 16 | GPIO |
| PA8 | 17 | GPIO | PA12 | 18 | GPIO (5V) |
| PA14 | 19 | GPIO | RESETn | 20 | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |
| PB11 | 21 | GPIO | PB12 | 22 | GPIO |
| AVDD | 24 | Analog power supply. | PB13 | 25 | GPIO |
| PB14 | 26 | GPIO | PD0 | 28 | GPIO (5V) |
| PD1 | 29 | GPIO | PD2 | 30 | GPIO (5V) |
| PD3 | 31 | GPIO | PD4 | 32 | GPIO |
| PD5 | 33 | GPIO | PD6 | 34 | GPIO |
| PD8 | 35 | GPIO | VREGVSS | 36 | Voltage regulator VSS |
| VREGSW | 37 | DCDC regulator switching node | VREGVDD | 38 | Voltage regulator VDD input |
| DVDD | 39 | Digital power supply. | DECOPPLE | 40 | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. |
| PE4 | 41 | GPIO | PE5 | 42 | GPIO |
| PE6 | 43 | GPIO | PE7 | 44 | GPIO |
| VREGI | 45 | Input to 5 V regulator. | VREGO | 46 | Decoupling for 5 V regulator and regulator output. Power for USB PHY in USB-enabled OPNs |
| PF10 | 47 | GPIO (5V) | PF11 | 48 | GPIO (5V) |
| PF0 | 49 | GPIO (5V) | PF1 | 50 | GPIO (5V) |
| PF2 | 51 | GPIO | VBUS | 52 | USB VBUS signal and auxiliary input to 5 V regulator. |
| PF12 | 53 | GPIO | PF5 | 54 | GPIO |
| PE8 | 57 | GPIO | PE9 | 58 | GPIO |
| PE10 | 59 | GPIO | PE11 | 60 | GPIO |
| PE12 | 61 | GPIO | PE13 | 62 | GPIO |
| PE14 | 63 | GPIO | PE15 | 64 | GPIO |

Note:

1. GPIO with 5V tolerance are indicated by (5V).

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|--------|-------------------------------|----------|--------|---|
| PB6 | 12 | GPIO | PC4 | 13 | GPIO |
| PC5 | 14 | GPIO | PB7 | 15 | GPIO |
| PB8 | 16 | GPIO | PA8 | 17 | GPIO |
| PA12 | 18 | GPIO (5V) | PA13 | 19 | GPIO (5V) |
| PA14 | 20 | GPIO | RESETn | 21 | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |
| PB11 | 22 | GPIO | PB12 | 23 | GPIO |
| AVDD | 24 | Analog power supply. | PB13 | 25 | GPIO |
| PB14 | 26 | GPIO | PD0 | 28 | GPIO (5V) |
| PD1 | 29 | GPIO | PD2 | 30 | GPIO (5V) |
| PD3 | 31 | GPIO | PD4 | 32 | GPIO |
| PD5 | 33 | GPIO | PD6 | 34 | GPIO |
| PD8 | 35 | GPIO | VREGVSS | 36 | Voltage regulator VSS |
| VREGSW | 37 | DCDC regulator switching node | VREGVDD | 38 | Voltage regulator VDD input |
| DVDD | 39 | Digital power supply. | DECOPPLE | 40 | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. |
| PE4 | 41 | GPIO | PE5 | 42 | GPIO |
| PE6 | 43 | GPIO | PE7 | 44 | GPIO |
| VREGI | 45 | Input to 5 V regulator. | VREGO | 46 | Decoupling for 5 V regulator and regulator output. Power for USB PHY in USB-enabled OPNs |
| PF10 | 47 | GPIO (5V) | PF11 | 48 | GPIO (5V) |
| PF0 | 49 | GPIO (5V) | PF1 | 50 | GPIO (5V) |
| PF2 | 51 | GPIO | VBUS | 52 | USB VBUS signal and auxiliary input to 5 V regulator. |
| PF12 | 53 | GPIO | PF5 | 54 | GPIO |
| PE8 | 56 | GPIO | PE9 | 57 | GPIO |
| PE10 | 58 | GPIO | PE11 | 59 | GPIO |
| PE12 | 60 | GPIO | PE13 | 61 | GPIO |
| PE14 | 62 | GPIO | PE15 | 63 | GPIO |
| PA15 | 64 | GPIO | | | |

Note:

1. GPIO with 5V tolerance are indicated by (5V).

| GPIO Name | Pin Alternate Functionality / Description | | | | |
|-----------|---|-----------------------------|--|---|--|
| | Analog | EBI | Timers | Communication | Other |
| PF14 | BUSDY BUSCX | | TIM1_CC1 #6 TIM4_CC1 #1 TIM5_CC2 #7 WTIM3_CC1 #7 | I2C2_SCL #4 | |
| PF11 | BUSCY BUSDX | EBI_NANDWE _n #5 | TIM5_CC2 #6 WTIM3_CC2 #3 PCNT2_S1IN #3 | US5_CTS #2 U1_RX #1 I2C2_SCL #2 USB_DP | |
| PF10 | BUSDY BUSCX | EBI_ARDY #5 | TIM5_CC1 #6 WTIM3_CC1 #3 PCNT2_S0IN #3 | US5_RTS #2 U1_TX #1 I2C2_SDA #2 USB_DM | |
| PF0 | BUSDY BUSCX | EBI_A24 #1 | TIM0_CC0 #4 WTIM0_CC1 #4 LE-TIM0_OUT0 #2 | US2_TX #5 CAN0_RX #1 US1_CLK #2 LEU0_TX #3 I2C0_SDA #5 | PRS_CH15 #2 ACMP3_O #0 DBG_SWCLKTCK BOOT_TX |
| PA0 | BUSBY BUSAX LCD_SEG13 | EBI_AD09 #0 EBI_CSTFT #3 | TIM0_CC0 #0 TIM0_CC1 #7 TIM3_CC0 #4 PCNT0_S0IN #4 | ETH_RMIITXEN #0 ETH_MIIITXCLK #0 SDIO_DAT0 #1 US1_RX #5 US3_TX #0 QSPI0_CS0 #1 LEU0_RX #4 I2C0_SDA #0 | CMU_CLK2 #0 PRS_CH0 #0 PRS_CH3 #3 GPIO_EM4WU0 |
| PD11 | LCD_SEG30 | EBI_CS2 #0 EBI_HSNC #1 | TIM4_CC0 #6 WTIM3_CC2 #0 | ETH_RMIICRSDV #1 SDIO_DAT5 #0 QSPI0_DQ2 #0 ETH_MIIRXD3 #2 US4_CLK #1 | |
| PD10 | LCD_SEG29 | EBI_CS1 #0 EBI_VSNC #1 | TIM4_CC2 #5 WTIM3_CC1 #0 | ETH_RMIIREFCLK #1 SDIO_DAT6 #0 QSPI0_DQ1 #0 ETH_MIIRXD2 #2 US4_RX #1 | CMU_CLK2 #5 CMU_CLKI0 #5 |
| PD9 | LCD_SEG28 | EBI_CS0 #0 EBI_DTEN #1 | TIM4_CC1 #5 WTIM3_CC0 #0 | ETH_RMIIRXD0 #1 SDIO_DAT7 #0 QSPI0_DQ0 #0 ETH_MIIRXD1 #2 US4_TX #1 | |
| PF9 | BUSCY BUSDX LCD_SEG27 | EBI_REn #4 EBI_BL1 #1 | TIM4_CC0 #5 | ETH_RMIIRXD1 #1 US2_CS #4 QSPI0_DQS #0 ETH_MIIRXD0 #2 ETH_TSUTMRTOG #3 SDIO_WP #0 U0_RTS #0 U1_CTS #1 | ETM_TD0 #1 |
| PF8 | BUSDY BUSCX LCD_SEG26 | EBI_WEn #4 EBI_BL0 #1 | TIM0_CC2 #1 TIM4_CC2 #4 | ETH_RMIITXEN #1 US2_CLK #4 QSPI0_CS1 #0 ETH_MIIRXDV #2 ETH_TSUEXTCLK #3 SDIO_CD #0 U0_CTS #0 U1_RTS #1 | ETM_TCLK #1 GPIO_EM4WU8 |

| Alternate | LOCATION | | |
|---------------|---------------------------------------|-------|--------------------------|
| Functionality | 0 - 3 | 4 - 7 | Description |
| QSPI0_DQ7 | 0: PE11 1: PB6 2: PG8 | | Quad SPI 0 Data 7. |
| QSPI0_DQS | 0: PF9 1: PE15 2: PG11 | | Quad SPI 0 Data S. |
| QSPI0_SCLK | 0: PF6 1: PE14 2: PG0 | | Quad SPI 0 Serial Clock. |
| SDIO_CD | 0: PF8 1: PC4 2: PA6 3: PB10 | | SDIO Card Detect. |
| SDIO_CLK | 0: PE13 1: PE14 | | SDIO Serial Clock. |
| SDIO_CMD | 0: PE12 1: PE15 | | SDIO Command. |
| SDIO_DAT0 | 0: PE11 1: PA0 | | SDIO Data 0. |
| SDIO_DAT1 | 0: PE10 1: PA1 | | SDIO Data 1. |
| SDIO_DAT2 | 0: PE9 1: PA2 | | SDIO Data 2. |
| SDIO_DAT3 | 0: PE8 1: PA3 | | SDIO Data 3. |
| SDIO_DAT4 | 0: PD12 1: PA4 | | SDIO Data 4. |
| SDIO_DAT5 | 0: PD11 1: PA5 | | SDIO Data 5. |
| SDIO_DAT6 | 0: PD10 1: PB3 | | SDIO Data 6. |

| | | | | | | | | | | | | |
|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|------|
| APORT4Y | APORT3Y | APORT2Y | APORT1Y | APORT1X | APORT3X | APORT2X | APORT1X | APORT4Y | APORT3Y | APORT2Y | APORT1Y | Port |
| BUSDY | BUSCY | BUSBY | BUSAY | BUSDX | BUSCX | BUSBX | BUSAX | BUSDY | BUSCY | BUSBY | BUSAY | Bus |
| PF15 | | PB15 | | PF15 | | PB15 | | PF15 | | PB15 | | CH31 |
| PF14 | | PB14 | | PF14 | | PB14 | | PF14 | | PB14 | | CH30 |
| PF12 | | PB12 | | PF13 | | PB13 | | PF13 | | PB13 | | CH29 |
| PF11 | | PB11 | | PF11 | | PB11 | | PF12 | | PB12 | | CH28 |
| PF10 | | PB10 | | PF10 | | PB10 | | PF11 | | PB11 | | CH27 |
| PF8 | | PB9 | | PF9 | | PB9 | | PF10 | | PB10 | | CH26 |
| PF7 | | PF7 | | PF7 | | PF8 | | PF9 | | PF9 | | CH25 |
| PF6 | | PB6 | | PF6 | | PF6 | | PF8 | | PF8 | | CH24 |
| PF5 | | PB5 | | PF5 | | PB5 | | PF6 | | PF6 | | CH23 |
| PF4 | | PB4 | | PF4 | | PB4 | | PF7 | | PF7 | | CH22 |
| PF3 | | PB3 | | PF3 | | PB3 | | PF8 | | PF8 | | CH21 |
| PF2 | | PB2 | | PF2 | | PB2 | | PF9 | | PF9 | | CH20 |
| PF1 | | PB1 | | PF1 | | PB1 | | PF10 | | PF10 | | CH19 |
| PF0 | | PB0 | | PF0 | | PB0 | | PF11 | | PF11 | | CH18 |
| PE15 | | PA15 | | PE15 | | PA15 | | PF0 | | PF0 | | CH17 |
| PE14 | | PA14 | | PE14 | | PA14 | | PF1 | | PF1 | | CH16 |
| PE12 | | PA12 | | PE13 | | PA13 | | PF1 | | PF1 | | CH15 |
| PE10 | | PA10 | | PE11 | | PA11 | | PF2 | | PF2 | | CH14 |
| PE8 | | PA8 | | PE9 | | PA9 | | PF3 | | PF3 | | CH13 |
| PE6 | | PA6 | | PE7 | | PA7 | | PF4 | | PF4 | | CH12 |
| PE5 | | PA5 | | PE6 | | PA6 | | PF5 | | PF5 | | CH11 |
| PE4 | | PA4 | | PE5 | | PA5 | | PF6 | | PF6 | | CH10 |
| PE1 | | PA1 | | PE6 | | PA6 | | PF7 | | PF7 | | CH9 |
| PE0 | | PA0 | | PE7 | | PA7 | | PF8 | | PF8 | | CH8 |
| | | | | PE8 | | PA8 | | PF9 | | PF9 | | CH7 |
| | | | | PE9 | | PA9 | | PF10 | | PF10 | | CH6 |
| | | | | PE10 | | PA10 | | PF11 | | PF11 | | CH5 |
| | | | | PE11 | | PA11 | | PF12 | | PF12 | | CH4 |
| | | | | PE12 | | PA12 | | PF13 | | PF13 | | CH3 |
| | | | | PE13 | | PA13 | | PF14 | | PF14 | | CH2 |
| | | | | PE14 | | PA14 | | PF15 | | PF15 | | CH1 |
| | | | | PE15 | | PA15 | | PF16 | | PF16 | | CH0 |

10. TQFP100 Package Specifications

10.1 TQFP100 Package Dimensions




Figure 10.1. TQFP100 Package Drawing

Table 10.1. TQFP100 Package Dimensions

| Dimension | Min | Typ | Max |
|-----------|----------|------|------|
| A | - | - | 1.20 |
| A1 | 0.05 | - | 0.15 |
| A2 | 0.95 | 1.00 | 1.05 |
| b | 0.17 | 0.22 | 0.27 |
| b1 | 0.17 | 0.20 | 0.23 |
| c | 0.09 | - | 0.20 |
| c1 | 0.09 | - | 0.16 |
| D | 16.0 BSC | | |
| E | 16.0 BSC | | |
| D1 | 14.0 BSC | | |
| E1 | 14.0 BSC | | |
| e | 0.50 BSC | | |
| L1 | 1 REF | | |
| L | 0.45 | 0.60 | 0.75 |
| Θ | 0 | 3.5 | 7 |
| Θ1 | 0 | - | - |
| Θ2 | 11 | 12 | 13 |
| Θ3 | 11 | 12 | 13 |
| R1 | 0.08 | - | - |
| R2 | 0.08 | - | 0.2 |
| S | 0.2 | - | - |
| aaa | 0.2 | | |
| bbb | 0.2 | | |
| ccc | 0.08 | | |
| ddd | 0.08 | | |
| eee | 0.05 | | |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.