



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, EBI/EMI, I²C, IrDA, LINbus, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	86
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 16x12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b320f2048gq100-b">https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b320f2048gq100-b</a>




Figure 3.3. EFM32GG11 Memory Map — Peripherals

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Current consumption in EM4H mode, with voltage scaling enabled	$I_{EM4H\_VS}$	128 byte RAM retention, RTCC running from LFXO	—	0.94	—	$\mu A$
		128 byte RAM retention, CRYO-TIMER running from ULFRCO	—	0.62	—	$\mu A$
		128 byte RAM retention, no RTCC	—	0.62	—	$\mu A$
Current consumption in EM4S mode	$I_{EM4S}$	No RAM retention, no RTCC	—	0.13	—	$\mu A$
Current consumption of peripheral power domain 1, with voltage scaling enabled, DCDC in LP mode <sup>3</sup>	$I_{PD1\_VS}$	Additional current consumption in EM2/3 when any peripherals on power domain 1 are enabled <sup>4</sup>	—	0.68	—	$\mu A$
Current consumption of peripheral power domain 2, with voltage scaling enabled, DCDC in LP mode <sup>3</sup>	$I_{PD2\_VS}$	Additional current consumption in EM2/3 when any peripherals on power domain 2 are enabled <sup>4</sup>	—	0.28	—	$\mu A$

**Note:**

1. DCDC Low Noise CCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=6.4 MHz (RCOBAND=4), ANASW=DVDD.
2. DCDC Low Noise DCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=3.0 MHz (RCOBAND=0), ANASW=DVDD.
3. DCDC Low Power Mode = Medium Drive (PFETCNT=NFETCNT=7), LPOSCDIV=1, LPCMPBIASEM234H=0, LPCLIMILIM-SEL=1, ANASW=DVDD.
4. Extra current consumed by power domain. Does not include current associated with the enabled peripherals. See [3.2.4 EM2 and EM3 Power Domains](#) for a list of the peripherals in each power domain.
5. CMU\_LFRCOCTRL\_ENVREF = 1, CMU\_LFRCOCTRL\_VREFUPDATE = 1

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Current consumption in EM3 mode, with voltage scaling enabled	I <sub>EM3_VS</sub>	Full 512 kB RAM retention and CRYOTIMER running from ULFR-CO	—	3.4	—	µA
Current consumption in EM4H mode, with voltage scaling enabled	I <sub>EM4H_VS</sub>	128 byte RAM retention, RTCC running from LFXO	—	0.94	—	µA
		128 byte RAM retention, CRYOTIMER running from ULFRCO	—	0.56	—	µA
		128 byte RAM retention, no RTCC	—	0.56	—	µA
Current consumption in EM4S mode	I <sub>EM4S</sub>	No RAM retention, no RTCC	—	0.1	—	µA
Current consumption of peripheral power domain 1, with voltage scaling enabled	I <sub>PD1_VS</sub>	Additional current consumption in EM2/3 when any peripherals on power domain 1 are enabled <sup>1</sup>	—	0.68	—	µA
Current consumption of peripheral power domain 2, with voltage scaling enabled	I <sub>PD2_VS</sub>	Additional current consumption in EM2/3 when any peripherals on power domain 2 are enabled <sup>1</sup>	—	0.28	—	µA

**Note:**

1. Extra current consumed by power domain. Does not include current associated with the enabled peripherals. See [3.2.4 EM2 and EM3 Power Domains](#) for a list of the peripherals in each power domain.
2. CMU\_LFRCOCTRL\_ENVREF = 1, CMU\_LFRCOCTRL\_VREFUPDATE = 1

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Note:</b>						
1.	ACMPVDD	is a supply chosen by the setting in ACMPn_CTRL_PWRSEL and may be IOVDD, AVDD or DVDD.				
2.		The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference. $I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF}$ .				
3.		$\pm 100$ mV differential drive.				
4.		In ACMPn_CTRL register.				
5.		In ACMPn_HYSTERESIS registers.				
6.		In ACMPn_INPUTSEL register.				

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Note:</b>						
1.	Specified configuration for 3X-Gain configuration is: INCBW = 1, HCMDIS = 1, RESINSEL = VSS, $V_{INPUT} = 0.5$ V, $V_{OUTPUT} = 1.5$ V. Nominal voltage gain is 3.					
2.	If the maximum $C_{LOAD}$ is exceeded, an isolation resistor is required for stability. See AN0038 for more information.					
3.	When INCBW is set to 1 the OPAMP bandwidth is increased. This is allowed only when the non-inverting close-loop gain is $\geq 3$ , or the OPAMP may not be stable.					
4.	Current into the load resistor is excluded. When the OPAMP is connected with closed-loop gain $> 1$ , there will be extra current to drive the resistor feedback network. The internal resistor feedback network has total resistance of 143.5 kOhm, which will cause another $\sim 10 \mu A$ current when the OPAMP drives 1.5 V between output and ground.					
5.	Step between 0.2V and $V_{OPA}-0.2$ V, 10%-90% rising/falling range.					
6.	From enable to output settled. In sample-and-off mode, RC network after OPAMP will contribute extra delay. Settling error $< 1$ mV.					
7.	In unit gain connection, UGF is the gain-bandwidth product of the OPAMP. In 3x Gain connection, UGF is the gain-bandwidth product of the OPAMP and 1/3 attenuation of the feedback network.					
8.	Specified configuration for Unit gain buffer configuration is: INCBW = 0, HCMDIS = 0, RESINSEL = DISABLE. $V_{INPUT} = 0.5$ V, $V_{OUTPUT} = 0.5$ V.					
9.	When HCMDIS=1 and input common mode transitions the region from $V_{OPA}-1.4$ V to $V_{OPA}-1$ V, input offset will change. PSRR and CMRR specifications do not apply to this transition region.					

#### 4.1.20 LCD Driver

Table 4.28. LCD Driver

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Frame rate	$f_{LCDFR}$		TBD	—	TBD	Hz
LCD supply range <sup>2</sup>	$V_{LCDIN}$		1.8	—	3.8	V
LCD output voltage range	$V_{LCD}$	Current source mode, No external LCD capacitor	2.0	—	$V_{LCDIN}-0.4$	V
		Step-down mode with external LCD capacitor	2.0	—	$V_{LCDIN}$	V
		Charge pump mode with external LCD capacitor	2.0	—	1.9 * $V_{LCDIN}$	V
Contrast control step size	STEP <sub>CONTRAST</sub>	Current source mode	—	64	—	mV
		Charge pump or Step-down mode	—	43	—	mV
Contrast control step accuracy <sup>1</sup>	ACC <sub>CONTRAST</sub>		—	+/-4	—	%

**Note:**

- Step size accuracy is measured relative to the typical step size, and typ value represents one standard deviation.
- $V_{LCDIN}$  is selectable between the AVDD or DVDD supply pins, depending on EMU\_PWRCTRL\_ANASW.

**4.1.27 Serial Data I/O Host Controller (SDIO)****SDIO DS Mode Timing**

Timing is specified for route location 0 at 3.0 V IOVDD with voltage scaling disabled. Slew rate for SD\_CLK set to 6, all other GPIO set to 6, DRIVESTRENGTH = STRONG for all pins. SDIO\_CTRL\_TXDLYMUXSEL = 1. Loading between 5 and 10 pF on all pins or between 10 and 40 pF on all pins.

**Table 4.46. SDIO DS Mode Timing (Location 0)**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Clock frequency during data transfer	FSD_CLK	Using HFRCO, AUXHFRCO, or USHFRCO	—	—	23	MHz
		Using HFXO	—	—	TBD	MHz
Clock low time	t <sub>WL</sub>	Using HFRCO, AUXHFRCO, or USHFRCO	19.7	—	—	ns
		Using HFXO	TBD	—	—	ns
Clock high time	t <sub>WH</sub>	Using HFRCO, AUXHFRCO, or USHFRCO	19.7	—	—	ns
		Using HFXO	TBD	—	—	ns
Clock rise time	t <sub>R</sub>		1.69	3.23	—	ns
Clock fall time	t <sub>F</sub>		1.42	2.79	—	ns
Input setup time, CMD, DAT[0:3] valid to SD_CLK	t <sub>ISU</sub>		6	—	—	ns
Input hold time, SD_CLK to CMD, DAT[0:3] change	t <sub>IH</sub>		0	—	—	ns
Output delay time, SD_CLK to CMD, DAT[0:3] valid	t <sub>ODLY</sub>		0	—	14	ns
Output hold time, SD_CLK to CMD, DAT[0:3] change	t <sub>OH</sub>		5	—	—	ns

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PC1	K2	GPIO (5V)	PE0	K12	GPIO (5V)
VREGSW	K13	DCDC regulator switching node	PC2	L1	GPIO (5V)
PC3	L2	GPIO (5V)	PA7	L3	GPIO
PB9	L13	GPIO (5V)	PB10	L14	GPIO (5V)
PD1	L17	GPIO	PC6	L18	GPIO
PC7	L19	GPIO	VREGVSS	L20	Voltage regulator VSS
PB7	M1	GPIO	PC4	M2	GPIO
PA8	M3	GPIO	PA10	M4	GPIO
PA13	M5	GPIO (5V)	PA14	M6	GPIO
RESETn	M7	Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.	PB12	M8	GPIO
PD0	M9	GPIO (5V)	PD2	M10	GPIO (5V)
PD3	M11	GPIO	PD4	M12	GPIO
PD8	M13	GPIO	PB8	N1	GPIO
PC5	N2	GPIO	PA9	N3	GPIO
PA11	N4	GPIO	PA12	N5	GPIO (5V)
PB11	N6	GPIO	BODEN	N7	Brown-Out Detector Enable. This pin may be left disconnected or tied to AVDD.
PB13	N8	GPIO	PB14	N9	GPIO
AVDD	N10	Analog power supply.	PD5	N11	GPIO
PD6	N12	GPIO	PD7	N13	GPIO

**Note:**

1. GPIO with 5V tolerance are indicated by (5V).
2. The pins PD13, PD14, and PD15 will not be 5V tolerant on all future devices. In order to preserve upgrade options with full hardware compatibility, do not use these pins with 5V domains.

## 5.5 EFM32GG11B4xx in BGA120 Device Pinout




Figure 5.5. EFM32GG11B4xx in BGA120 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [5.20 GPIO Functionality Table](#) or [5.21 Alternate Functionality Overview](#).

Table 5.5. EFM32GG11B4xx in BGA120 Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PE15	A1	GPIO	PE14	A2	GPIO
PE12	A3	GPIO	PE9	A4	GPIO
PD11	A5	GPIO	PD9	A6	GPIO
PF7	A7	GPIO	PF5	A8	GPIO
PF4	A9	GPIO	PF2	A10	GPIO
VREGI	A11	Input to 5 V regulator.	VREGO	A12	Decoupling for 5 V regulator and regulator output. Power for USB PHY in USB-enabled OPNs

## 5.12 EFM32GG11B8xx in QFP64 Device Pinout




Figure 5.12. EFM32GG11B8xx in QFP64 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [5.20 GPIO Functionality Table](#) or [5.21 Alternate Functionality Overview](#).

Table 5.12. EFM32GG11B8xx in QFP64 Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PA0	1	GPIO	PA1	2	GPIO
PA2	3	GPIO	PA3	4	GPIO
PA4	5	GPIO	PA5	6	GPIO
IOVDD0	7 27 55	Digital IO power supply 0.	VSS	8 23 56	Ground
PB3	9	GPIO	PB4	10	GPIO
PB5	11	GPIO	PB6	12	GPIO

## 5.14 EFM32GG11B4xx in QFP64 Device Pinout




Figure 5.14. EFM32GG11B4xx in QFP64 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [5.20 GPIO Functionality Table](#) or [5.21 Alternate Functionality Overview](#).

Table 5.14. EFM32GG11B4xx in QFP64 Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PA0	1	GPIO	PA1	2	GPIO
PA2	3	GPIO	PA3	4	GPIO
PA4	5	GPIO	PA5	6	GPIO
IOVDD0	7 26 55	Digital IO power supply 0.	VSS	8 22 56	Ground
PB3	9	GPIO	PB4	10	GPIO
PB5	11	GPIO	PB6	12	GPIO

GPIO Name	Pin Alternate Functionality / Description				
	Analog	EBI	Timers	Communication	Other
PD4	BUSADC0Y BU-SADC0X OPA2_P	EBI_A08 #1 EBI_A17 #3	TIM6_CC0 #7 WTIM0_CDTI0 #4 WTIM1_CC2 #1 WTIM2_CC1 #5	CAN1_TX #2 US1_CTS #1 US3_CLK #2 LEU0_TX #0 I2C1_SDA #3	CMU_CLKI0 #0 PRS_CH10 #2 ETM_TD2 #0 ETM_TD2 #2
PC0	VDAC0_OUT0ALT / OPA0_OUTALT #0 BUSACMP0Y BU-SACMP0X	EBI_AD07 #1 EBI_CS0 #2 EBI_REn #3 EBI_A23 #0	TIM0_CC1 #3 TIM2_CC1 #4 PCNT0_S0IN #2	ETH_MDIO #2 CAN0_RX #0 US0_TX #5 US1_TX #0 US1_CS #4 US2 RTS #0 US3_CS #3 I2C0_SDA #4	LES_CH0 PRS_CH2 #0
PC1	VDAC0_OUT0ALT / OPA0_OUTALT #1 BUSACMP0Y BU-SACMP0X	EBI_AD08 #1 EBI_CS1 #2 EBI_BL0 #3 EBI_A24 #0	TIM0_CC2 #3 TIM2_CC2 #4 WTIM0_CC0 #7 PCNT0_S1IN #2	ETH_MDC #2 CAN0_TX #0 US0_RX #5 US1_TX #4 US1_RX #0 US2_CTS #0 US3_RTS #1 I2C0_SCL #4	LES_CH1 PRS_CH3 #0
PC2	VDAC0_OUT0ALT / OPA0_OUTALT #2 BUSACMP0Y BU-SACMP0X	EBI_AD09 #1 EBI_CS2 #2 EBI_NANDWE #3 EBI_A25 #0	TIM0_CDTI0 #3 TIM2_CC0 #5 WTIM0_CC1 #7 LE-TIM1_OUT0 #3	ETH_TSUEXTCLK #2 CAN1_RX #0 US1_RX #4 US2_TX #0	LES_CH2 PRS_CH10 #1
PA8	BUSBY BUSAX LCD_SEG36	EBI_AD14 #1 EBI_A02 #3 EBI_DCLK #0	TIM2_CC0 #0 TIM0_CC0 #6 LE-TIM0_OUT0 #6 PCNT1_S1IN #4	US2_RX #2 US4_RTS #0	PRS_CH8 #0
PA11	BUSAY BUSBX LCD_SEG39	EBI_CS1 #1 EBI_A05 #3 EBI_HSNC #0	WTIM2_CC2 #0 LE-TIM1_OUT0 #1	US2_CTS #2	PRS_CH11 #0
PA13	BUSAY BUSBX	EBI_WEn #1 EBI_NANDWE #2 EBI_A01 #0 EBI_A07 #3	TIM0_CC2 #7 TIM2_CC1 #1 WTIM0_CDTI1 #2 WTIM2_CC1 #1 LE-TIM1_OUT1 #1 PCNT1_S1IN #5	CAN1_TX #5 US0_CS #5 US2_TX #3	PRS_CH13 #0
PB9	BUSAY BUSBX	EBI_ALE #1 EBI_NANDRE #2 EBI_A00 #1 EBI_A03 #0 EBI_A09 #3	WTIM2_CC0 #2 LE-TIM0_OUT0 #7	SDIO_WP #3 CAN0_RX #3 US1_CTS #0 U1_TX #2	PRS_CH13 #1 ACMP1_O #5
PB12	BUSBY BUSAX VDAC0_OUT1 / OPA1_OUT	EBI_A03 #1 EBI_A12 #3 EBI_CSTFT #2	TIM1_CC3 #3 WTIM2_CC0 #3 LE-TIM0_OUT1 #1 PCNT0_S0IN #7 PCNT1_S1IN #6	US2_CTS #1 US5_RTS #0 U1_RTS #2 I2C1_SCL #1	PRS_CH16 #1
PH2	BUSADC1Y BU-SADC1X	EBI_VSNC #2	TIM6_CC0 #3	US1_CTS #6	
PH5	BUSADC1Y BU-SADC1X	EBI_A17 #2	TIM6_CDTI0 #3 WTIM2_CC1 #6	US4_RX #4	
PH8	BUSACMP3Y BU-SACMP3X	EBI_A20 #2	TIM6_CC0 #4 WTIM1_CC0 #6 WTIM2_CC1 #7	US4_CTS #4	

Alternate	LOCATION		
Functionality	0 - 3	4 - 7	Description
EBI_A23	0: PC0 1: PC11 2: PH11 3: PE5		External Bus Interface (EBI) address output pin 23.
EBI_A24	0: PC1 1: PF0 2: PH12 3: PE6		External Bus Interface (EBI) address output pin 24.
EBI_A25	0: PC2 1: PF1 2: PH13 3: PE7		External Bus Interface (EBI) address output pin 25.
EBI_A26	0: PC4 1: PF2 2: PH14 3: PC8		External Bus Interface (EBI) address output pin 26.
EBI_A27	0: PD2 1: PF5 2: PH15 3: PC9		External Bus Interface (EBI) address output pin 27.
EBI_AD00	0: PE8 1: PB0 2: PG0		External Bus Interface (EBI) address and data input / output pin 00.
EBI_AD01	0: PE9 1: PB1 2: PG1		External Bus Interface (EBI) address and data input / output pin 01.
EBI_AD02	0: PE10 1: PB2 2: PG2		External Bus Interface (EBI) address and data input / output pin 02.
EBI_AD03	0: PE11 1: PB3 2: PG3		External Bus Interface (EBI) address and data input / output pin 03.
EBI_AD04	0: PE12 1: PB4 2: PG4		External Bus Interface (EBI) address and data input / output pin 04.
EBI_AD05	0: PE13 1: PB5 2: PG5		External Bus Interface (EBI) address and data input / output pin 05.
EBI_AD06	0: PE14 1: PB6 2: PG6		External Bus Interface (EBI) address and data input / output pin 06.
EBI_AD07	0: PE15 1: PC0 2: PG7		External Bus Interface (EBI) address and data input / output pin 07.

Alternate	LOCATION		
Functionality	0 - 3	4 - 7	Description
LCD_SEG7	0: PE11		LCD segment line 7.
LCD_SEG8	0: PE12		LCD segment line 8.
LCD_SEG9	0: PE13		LCD segment line 9.
LCD_SEG10	0: PE14		LCD segment line 10.
LCD_SEG11	0: PE15		LCD segment line 11.
LCD_SEG12	0: PA15		LCD segment line 12.
LCD_SEG13	0: PA0		LCD segment line 13.
LCD_SEG14	0: PA1		LCD segment line 14.
LCD_SEG15	0: PA2		LCD segment line 15.
LCD_SEG16	0: PA3		LCD segment line 16.
LCD_SEG17	0: PA4		LCD segment line 17.
LCD_SEG18	0: PA5		LCD segment line 18.
LCD_SEG19	0: PA6		LCD segment line 19.

Alternate	LOCATION		
Functionality	0 - 3	4 - 7	Description
PRS_CH7	0: PB13 1: PA7 2: PE7		Peripheral Reflex System PRS, channel 7.
PRS_CH8	0: PA8 1: PA2 2: PE9		Peripheral Reflex System PRS, channel 8.
PRS_CH9	0: PA9 1: PA3 2: PB10		Peripheral Reflex System PRS, channel 9.
PRS_CH10	0: PA10 1: PC2 2: PD4		Peripheral Reflex System PRS, channel 10.
PRS_CH11	0: PA11 1: PC3 2: PD5		Peripheral Reflex System PRS, channel 11.
PRS_CH12	0: PA12 1: PB6 2: PD8		Peripheral Reflex System PRS, channel 12.
PRS_CH13	0: PA13 1: PB9 2: PE14		Peripheral Reflex System PRS, channel 13.
PRS_CH14	0: PA14 1: PC6 2: PE15		Peripheral Reflex System PRS, channel 14.
PRS_CH15	0: PA15 1: PC7 2: PF0		Peripheral Reflex System PRS, channel 15.
PRS_CH16	0: PA4 1: PB12 2: PE4		Peripheral Reflex System PRS, channel 16.
PRS_CH17	0: PA5 1: PB15 2: PE5		Peripheral Reflex System PRS, channel 17.
PRS_CH18	0: PB2 1: PC10 2: PC4		Peripheral Reflex System PRS, channel 18.
PRS_CH19	0: PB3 1: PC11 2: PC5		Peripheral Reflex System PRS, channel 19.

Alternate	LOCATION		
Functionality	0 - 3	4 - 7	Description
U0_TX	0: PF6 1: PE0 2: PA3 3: PC14	4: PC4 5: PF1 6: PD7	UART0 Transmit output. Also used as receive input in half duplex communication.
U1_CTS	0: PC14 1: PF9 2: PB11 3: PE4	4: PC4 5: PH13	UART1 Clear To Send hardware flow control input.
U1_RTS	0: PC15 1: PF8 2: PB12 3: PE5	4: PC5 5: PH14	UART1 Request To Send hardware flow control output.
U1_RX	0: PC13 1: PF11 2: PB10 3: PE3	4: PE13 5: PH12	UART1 Receive input.
U1_TX	0: PC12 1: PF10 2: PB9 3: PE2	4: PE12 5: PH11	UART1 Transmit output. Also used as receive input in half duplex communication.
US0_CLK	0: PE12 1: PE5 2: PC9 3: PC15	4: PB13 5: PA12 6: PG14	USART0 clock input / output.
US0_CS	0: PE13 1: PE4 2: PC8 3: PC14	4: PB14 5: PA13 6: PG15	USART0 chip select input / output.
US0_CTS	0: PE14 1: PE3 2: PC7 3: PC13	4: PB6 5: PB11 6: PH0	USART0 Clear To Send hardware flow control input.
US0_RTS	0: PE15 1: PE2 2: PC6 3: PC12	4: PB5 5: PD6 6: PH1	USART0 Request To Send hardware flow control output.
US0_RX	0: PE11 1: PE6 2: PC10 3: PE12	4: PB8 5: PC1 6: PG13	USART0 Asynchronous Receive. USART0 Synchronous mode Master Input / Slave Output (MISO).
US0_TX	0: PE10 1: PE7 2: PC11 3: PE13	4: PB7 5: PC0 6: PG12	USART0 Asynchronous Transmit. Also used as receive input in half duplex communication. USART0 Synchronous mode Master Output / Slave Input (MOSI).
US1_CLK	0: PB7 1: PD2 2: PF0 3: PC15	4: PC3 5: PB11 6: PE5	USART1 clock input / output.
US1_CS	0: PB8 1: PD3 2: PF1 3: PC14	4: PC0 5: PE4 6: PB2	USART1 chip select input / output.

Table 5.24. ACMP1 Bus and Pin Mapping

	APORT4Y	APORT4X	APORT3Y	APORT3X	APORT2Y	APORT2X	APORT1Y	APORT1X	APORT0Y	APORT0X	Port
BUSDY	BUSDX	BUSCY	BUSCX	BUSBY	BUSBX	BUSAY	BUSAX	BUSACMP1Y	BUSACMP1X	BUS	CH31
PF15	PF15			PB15		PB15					CH30
PF14		PF14		PB14			PB14				CH29
PF12		PF12		PB12		PB13	PB13				CH28
PF10		PF11	PF13	PB10	PB11	PB11	PB12				CH27
PF8		PF9	PF9	PB9	PB9	PB9	PB10				CH26
PF6		PF7	PF7	PB6	PB6	PB6	PB6				CH25
PF4		PF5	PF5	PB4	PB4	PB5	PB5	PB4			CH24
PF2		PF3	PF3	PB2	PB2	PB3	PB3	PB2			CH23
PF0		PF1	PF1	PB0	PB0	PB1	PB1	PB0			CH22
PE14		PE15	PE15	PA14	PA14	PA15	PA15	PA14			CH20
PE12		PE13	PE13	PA12	PA12	PA13	PA13	PA12			CH19
PE10		PE11	PE11	PA10	PA10	PA11	PA11	PA10			CH18
PE8		PE9	PE9	PA8	PA8	PA9	PA9	PA8			CH17
PE6		PE7	PE7	PA6	PA6	PA5	PA5	PA6	PC14	PC14	CH16
PE4		PE5	PE5	PA4	PA4	PA3	PA3	PA4	PC13	PC13	CH15
				PA2		PA2		PA2	PC12	PC12	CH14
				PA1	PA1	PA1	PA1	PA0	PC11	PC11	CH13
				PA0	PA0				PC10	PC10	CH12
									PC9	PC9	CH11
									PC8	PC8	CH10

Table 5.25. ACMP2 Bus and Pin Mapping

	APORT4Y	APORT4X	APORT3Y	APORT3X	APORT2Y	APORT2X	APORT1Y	APORT1X	APORT0Y	APORT0X	Port
BUSDY	BUSDX	BUSCY	BUSCX	BUSBY	BUSBX	BUSAY	BUSAX	BUSACMP2Y	BUSACMP2X	BUS	CH31
PF15	PF15			PB15		PB15					CH30
PF14		PF14		PB14			PB14				CH29
PF12		PF12		PB12		PB13	PB13				CH28
PF10		PF10		PB10		PB11	PB11				CH27
PF8		PF9	PF9		PB9	PB9	PB9				CH26
PF7		PF7	PF8								CH25
PF6		PF5	PF6	PB6	PB6	PB5	PB5	PB6			CH24
PF4		PF4	PF4	PB4	PB4	PB3	PB3	PB4			CH23
PF2		PF2	PF2	PB2	PB2	PB1	PB1	PB2			CH22
PF0		PF1	PF1	PB0	PB0	PA15	PA15	PB0			CH21
PE15	PE15	PE15	PE14	PA14	PA14	PA13	PA13	PA14			CH20
PE14	PE13	PE13	PE12	PA12	PA12	PA11	PA11	PA12			CH19
PE12	PE11	PE11	PE10	PA10	PA10	PA9	PA9	PA10			CH18
PE10	PE9	PE9	PE8	PA8	PA8	PA7	PA7	PA8			CH17
PE8		PE7	PE7								CH16
PE6		PE6	PE6	PA6	PA6	PA5	PA5	PA6	PG6	PG6	CH14
PE5		PE5				PA4	PA4	PA4	PG5	PG5	CH13
PE4			PE4			PA3	PA3	PA4	PG4	PG4	CH12
						PA2	PA2	PA2	PG3	PG3	CH11
PE1		PE1				PA1	PA1	PA1	PG2	PG2	CH10
PE0			PE0	PA0	PA0			PA0	PG1	PG1	CH9
									PG0	PG0	CH8
											CH7

## 7. BGA152 Package Specifications

### 7.1 BGA152 Package Dimensions




Figure 7.1. BGA152 Package Drawing

**Table 12.1. QFN64 Package Dimensions**

<b>Dimension</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>
A	0.70	0.75	0.80
A1	0.00	—	0.05
b	0.20	0.25	0.30
A3		0.203 REF	
D		9.00 BSC	
e		0.50 BSC	
E		9.00 BSC	
D2	7.10	7.20	7.30
E2	7.10	7.20	7.30
L	0.40	0.45	0.50
L1	0.00	—	0.10
aaa		0.10	
bbb		0.10	
ccc		0.10	
ddd		0.05	
eee		0.08	

**Note:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## 13. Revision History

### Revision 0.6

March, 2018

- Removed "Confidential" watermark.
- Updated [4.1 Electrical Characteristics](#) and [4.2 Typical Performance Curves](#) with latest characterization data.

### Revision 0.2

October, 2017

- Updated memory maps to latest formatting and to include all peripherals.
- Updated all electrical specifications tables with latest characterization results.
- **Absolute Maximum Ratings Table:**
  - Removed redundant  $I_{VSSMAX}$  line.
  - Added footnote to clarify  $V_{DIGPIN}$  specification for 5V tolerant GPIO.
- **General Operating Conditions Table:**
  - Removed  $dV_{DD}$  specification and redundant footnote about shorting VREGVDD and AVDD together.
  - Added footnote about IOVDD voltage restriction when CSEN peripheral is used with chopping enabled.
- **Flash Memory Characteristics Table:** Added timing measurement clarification for Device Erase and Mass Erase.
- **Analog to Digital Converter (ADC) Table:**
  - Added header text for general specification conditions.
  - Added footnote for clarification of input voltage limits.
- Minor typographical corrections, including capitalization, mis-spellings and punctuation marks, throughout document.
- Minor formatting and styling updates, including table formats, TOC location, and boilerplate information throughout document.

### Revision 0.1

April 27th, 2017

Initial release.