



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SmartCard, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	83
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 16x12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b420f2048iq100-b

5. Pin Definitions	115
5.1 EFM32GG11B8xx in BGA192 Device Pinout	115
5.2 EFM32GG11B8xx in BGA152 Device Pinout	119
5.3 EFM32GG11B8xx in BGA120 Device Pinout	123
5.4 EFM32GG11B5xx in BGA120 Device Pinout	126
5.5 EFM32GG11B4xx in BGA120 Device Pinout	129
5.6 EFM32GG11B4xx in BGA112 Device Pinout	132
5.7 EFM32GG11B3xx in BGA112 Device Pinout	135
5.8 EFM32GG11B8xx in QFP100 Device Pinout	138
5.9 EFM32GG11B5xx in QFP100 Device Pinout	141
5.10 EFM32GG11B4xx in QFP100 Device Pinout	144
5.11 EFM32GG11B3xx in QFP100 Device Pinout	147
5.12 EFM32GG11B8xx in QFP64 Device Pinout	150
5.13 EFM32GG11B5xx in QFP64 Device Pinout	152
5.14 EFM32GG11B4xx in QFP64 Device Pinout	154
5.15 EFM32GG11B1xx in QFP64 Device Pinout	156
5.16 EFM32GG11B8xx in QFN64 Device Pinout	158
5.17 EFM32GG11B5xx in QFN64 Device Pinout	160
5.18 EFM32GG11B4xx in QFN64 Device Pinout	162
5.19 EFM32GG11B1xx in QFN64 Device Pinout	164
5.20 GPIO Functionality Table	166
5.21 Alternate Functionality Overview	178
5.22 Analog Port (APORT) Client Maps	211
6. BGA192 Package Specifications	224
6.1 BGA192 Package Dimensions	224
6.2 BGA192 PCB Land Pattern	226
6.3 BGA192 Package Marking	228
7. BGA152 Package Specifications	229
7.1 BGA152 Package Dimensions	229
7.2 BGA152 PCB Land Pattern	231
7.3 BGA152 Package Marking	233
8. BGA120 Package Specifications	234
8.1 BGA120 Package Dimensions	234
8.2 BGA120 PCB Land Pattern	236
8.3 BGA120 Package Marking	238
9. BGA112 Package Specifications	239
9.1 BGA112 Package Dimensions	239

3.5.6 Pulse Counter (PCNT)

The Pulse Counter (PCNT) peripheral can be used for counting pulses on a single input or to decode quadrature encoded inputs. The clock for PCNT is selectable from either an external source on pin PCTNn_S0IN or from an internal timing reference, selectable from among any of the internal oscillators, except the AUXHFCO. The module may operate in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop.

3.5.7 Watchdog Timer (WDOG)

The watchdog timer can act both as an independent watchdog or as a watchdog synchronous with the CPU clock. It has windowed monitoring capabilities, and can generate a reset or different interrupts depending on the failure mode of the system. The watchdog can also monitor autonomous systems driven by PRS.

3.6 Communications and Other Digital Peripherals

3.6.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O module. It supports full duplex asynchronous UART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices supporting:

- ISO7816 SmartCards
- IrDA
- I²S

3.6.2 Universal Asynchronous Receiver/Transmitter (UART)

The Universal Asynchronous Receiver/Transmitter is a subset of the USART module, supporting full duplex asynchronous UART communication with hardware flow control and RS-485.

3.6.3 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUART™ provides two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud. The LEUART includes all necessary hardware to make asynchronous serial communication possible with a minimum of software intervention and energy consumption.

3.6.4 Inter-Integrated Circuit Interface (I²C)

The I²C module provides an interface between the MCU and a serial I²C bus. It is capable of acting as both a master and a slave and supports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the I²C module allows precise timing control of the transmission process and highly automated transfers. Automatic recognition of slave addresses is provided in active and low energy modes.

3.6.5 External Bus Interface (EBI)

The External Bus Interface provides access to external parallel interface devices. The interface is memory mapped into the address bus of the Cortex-M4. This enables seamless access from software without manually manipulating the I/O settings each time a read or write is performed. The data and address lines are multiplexed in order to reduce the number of pins required to interface to external devices. Timing is adjustable to meet specifications of the external devices. The interface is limited to asynchronous devices.

The EBI contains a TFT controller which can drive a TFT via an RGB interface. The TFT controller supports programmable display and port sizes and offers accurate control of frequency and setup and hold timing. Direct Drive is supported for TFT displays which do not have their own frame buffer. In that case TFT Direct Drive can transfer data from either on-chip memory or from an external memory device to the TFT at low CPU load. Automatic alpha-blending and masking is also supported for transfers through the EBI interface.

4.1.10.4 High-Frequency RC Oscillator (HFRCO)

Table 4.15. High-Frequency RC Oscillator (HFRCO)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Frequency accuracy	f_{HFRCO_ACC}	At production calibrated frequencies, across supply voltage and temperature	TBD	—	TBD	%
Start-up time	t_{HFRCO}	$f_{HFRCO} \geq 19 \text{ MHz}$	—	300	—	ns
		$4 < f_{HFRCO} < 19 \text{ MHz}$	—	1	—	μs
		$f_{HFRCO} \leq 4 \text{ MHz}$	—	2.5	—	μs
Maximum DPLL lock time ¹	t_{DPLL_LOCK}	$f_{REF} = 32.768 \text{ kHz}$, $f_{HFRCO} = 39.98 \text{ MHz}$, $N = 1219$, $M = 0$	—	183	—	μs
Current consumption on all supplies	I_{HFRCO}	$f_{HFRCO} = 72 \text{ MHz}$	—	608	TBD	μA
		$f_{HFRCO} = 64 \text{ MHz}$	—	545	TBD	μA
		$f_{HFRCO} = 56 \text{ MHz}$	—	478	TBD	μA
		$f_{HFRCO} = 48 \text{ MHz}$	—	413	TBD	μA
		$f_{HFRCO} = 38 \text{ MHz}$	—	341	TBD	μA
		$f_{HFRCO} = 32 \text{ MHz}$	—	286	TBD	μA
		$f_{HFRCO} = 26 \text{ MHz}$	—	240	TBD	μA
		$f_{HFRCO} = 19 \text{ MHz}$	—	191	TBD	μA
		$f_{HFRCO} = 16 \text{ MHz}$	—	164	TBD	μA
		$f_{HFRCO} = 13 \text{ MHz}$	—	143	TBD	μA
		$f_{HFRCO} = 7 \text{ MHz}$	—	103	TBD	μA
		$f_{HFRCO} = 4 \text{ MHz}$	—	42	TBD	μA
		$f_{HFRCO} = 2 \text{ MHz}$	—	33	TBD	μA
		$f_{HFRCO} = 1 \text{ MHz}$	—	28	TBD	μA
		$f_{HFRCO} = 72 \text{ MHz}$, DPLL enabled	—	927	TBD	μA
		$f_{HFRCO} = 40 \text{ MHz}$, DPLL enabled	—	526	TBD	μA
		$f_{HFRCO} = 32 \text{ MHz}$, DPLL enabled	—	419	TBD	μA
		$f_{HFRCO} = 16 \text{ MHz}$, DPLL enabled	—	233	TBD	μA
		$f_{HFRCO} = 4 \text{ MHz}$, DPLL enabled	—	59	TBD	μA
		$f_{HFRCO} = 1 \text{ MHz}$, DPLL enabled	—	36	TBD	μA
Coarse trim step size (% of period)	SS_{HFRCO_COARSE}		—	0.8	—	%
Fine trim step size (% of period)	SS_{HFRCO_FINE}		—	0.1	—	%
Period jitter	PJ_{HFRCO}		—	0.2	—	% RMS

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Frequency limits	f_{HFRCO_BAND}	FREQRANGE = 0, FINETUNIN-GEN = 0	1	—	10	MHz
		FREQRANGE = 3, FINETUNIN-GEN = 0	2	—	17	MHz
		FREQRANGE = 6, FINETUNIN-GEN = 0	4	—	30	MHz
		FREQRANGE = 7, FINETUNIN-GEN = 0	5	—	34	MHz
		FREQRANGE = 8, FINETUNIN-GEN = 0	7	—	42	MHz
		FREQRANGE = 10, FINETUNIN-GEN = 0	12	—	58	MHz
		FREQRANGE = 11, FINETUNIN-GEN = 0	15	—	68	MHz
		FREQRANGE = 12, FINETUNIN-GEN = 0	18	—	83	MHz
		FREQRANGE = 13, FINETUNIN-GEN = 0	24	—	100	MHz
		FREQRANGE = 14, FINETUNIN-GEN = 0	28	—	119	MHz
		FREQRANGE = 15, FINETUNIN-GEN = 0	33	—	138	MHz
		FREQRANGE = 16, FINETUNIN-GEN = 0	43	—	163	MHz

Note:

1. Maximum DPLL lock time $\approx 6 \times (M+1) \times t_{REF}$, where t_{REF} is the reference clock period.


Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Open-loop gain	G _{OL}	DRIVESTRENGTH = 3	—	135	—	dB
		DRIVESTRENGTH = 2	—	137	—	dB
		DRIVESTRENGTH = 1	—	121	—	dB
		DRIVESTRENGTH = 0	—	109	—	dB
Loop unit-gain frequency ⁷	UGF	DRIVESTRENGTH = 3, Buffer connection	—	3.38	—	MHz
		DRIVESTRENGTH = 2, Buffer connection	—	0.9	—	MHz
		DRIVESTRENGTH = 1, Buffer connection	—	132	—	kHz
		DRIVESTRENGTH = 0, Buffer connection	—	34	—	kHz
		DRIVESTRENGTH = 3, 3x Gain connection	—	2.57	—	MHz
		DRIVESTRENGTH = 2, 3x Gain connection	—	0.71	—	MHz
		DRIVESTRENGTH = 1, 3x Gain connection	—	113	—	kHz
		DRIVESTRENGTH = 0, 3x Gain connection	—	28	—	kHz
Phase margin	PM	DRIVESTRENGTH = 3, Buffer connection	—	67	—	°
		DRIVESTRENGTH = 2, Buffer connection	—	69	—	°
		DRIVESTRENGTH = 1, Buffer connection	—	63	—	°
		DRIVESTRENGTH = 0, Buffer connection	—	68	—	°
Output voltage noise	N _{OUT}	DRIVESTRENGTH = 3, Buffer connection, 10 Hz - 10 MHz	—	146	—	µVrms
		DRIVESTRENGTH = 2, Buffer connection, 10 Hz - 10 MHz	—	163	—	µVrms
		DRIVESTRENGTH = 1, Buffer connection, 10 Hz - 1 MHz	—	170	—	µVrms
		DRIVESTRENGTH = 0, Buffer connection, 10 Hz - 1 MHz	—	176	—	µVrms
		DRIVESTRENGTH = 3, 3x Gain connection, 10 Hz - 10 MHz	—	313	—	µVrms
		DRIVESTRENGTH = 2, 3x Gain connection, 10 Hz - 10 MHz	—	271	—	µVrms
		DRIVESTRENGTH = 1, 3x Gain connection, 10 Hz - 1 MHz	—	247	—	µVrms
		DRIVESTRENGTH = 0, 3x Gain connection, 10 Hz - 1 MHz	—	245	—	µVrms

MII Receive Timing

Timing is specified with $3.0 \text{ V} \leq \text{IOVDD} \leq 3.8 \text{ V}$, 25 pF external loading, and slew rate for all GPIO set to 6 unless otherwise indicated.

Table 4.43. Ethernet MII Receive Timing

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
RX_CLK frequency	$F_{\text{RX_CLK}}$		—	25	—	MHz
RX_CLK duty cycle	$DC_{\text{RX_CLK}}$		35	—	65	%
Setup time, RXD[3:0], RX_DV, RX_ER valid to RX_CLK	t_{SU}		6	—	—	ns
Hold time, RX_CLK to RXD[3:0], RX_DV, RX_ER change	t_{HD}		5	—	—	ns


**Figure 4.10. Ethernet MII Receive Timing**

RMII Transmit Timing

Timing is specified with $3.0 \text{ V} \leq \text{IOVDD} \leq 3.8 \text{ V}$, 25 pF external loading, and slew rate for all GPIO set to 6 unless otherwise indicated.

Table 4.44. Ethernet RMII Transmit Timing

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
REF_CLK frequency	$F_{\text{REF_CLK}}$	Output slew rate set to 7	—	50	—	MHz
REF_CLK duty cycle	$DC_{\text{REF_CLK}}$		35	—	65	%
Output delay, REF_CLK to TXD[1:0], TX_EN	t_{OUT}		2.3	—	14.1	ns

**Figure 4.11. Ethernet RMII Transmit Timing**

SDIO DDR Mode Timing

Timing is specified for route location 0 at 1.8 V IOVDD with voltage scaling disabled. Slew rate for SD_CLK set to 6, all other GPIO set to 6, DRIVESTRENGTH = STRONG for all pins. SDIO_CTRL_TXDLYMUXSEL = 1. Loading between 5 and 10 pF on all pins or between 10 and 30 pF on all pins.

Table 4.49. SDIO DS Mode Timing (Location 0)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Clock frequency during data transfer	FSD_CLK	Using HFRCO, AUXHFRCO, or USHFRCO	—	—	20	MHz
		Using HFXO	—	—	TBD	MHz
Clock low time	tWL	Using HFRCO, AUXHFRCO, or USHFRCO	22.6	—	—	ns
		Using HFXO	TBD	—	—	ns
Clock high time	tWH	Using HFRCO, AUXHFRCO, or USHFRCO	22.6	—	—	ns
		Using HFXO	TBD	—	—	ns
Clock rise time	tR		1.69	6.52	—	ns
Clock fall time	tF		1.42	4.96	—	ns
Input setup time, CMD valid to SD_CLK	tISU		6	—	—	ns
Input hold time, SD_CLK to CMD change	tIH		1.8	—	—	ns
Output delay time, SD_CLK to CMD valid	tODLY		0	—	16	ns
Output hold time, SD_CLK to CMD change	tOH		0.8	—	—	ns
Input setup time, DAT[0:3] valid to SD_CLK	tISU2X		6	—	—	ns
Input hold time, SD_CLK to DAT[0:3] change	tIH2X		1.5	—	—	ns
Output delay time, SD_CLK to DAT[0:3] valid	tODLY2X		0	—	16	ns
Output hold time, SD_CLK to DAT[0:3] change	tOH2X		0.8	—	—	ns




Figure 4.27. EM0 and EM1 Mode Typical Supply Current vs. Supply

Typical supply current for EM2, EM3 and EM4H using standard software libraries from Silicon Laboratories.

5. Pin Definitions

5.1 EFM32GG11B8xx in BGA192 Device Pinout




Figure 5.1. EFM32GG11B8xx in BGA192 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [5.20 GPIO Functionality Table](#) or [5.21 Alternate Functionality Overview](#).

Table 5.1. EFM32GG11B8xx in BGA192 Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PA15	A1	GPIO	PE15	A2	GPIO
PE14	A3	GPIO	PE13	A4	GPIO
PE12	A5	GPIO	PE11	A6	GPIO
PE10	A7	GPIO	PE9	A8	GPIO
PE8	A9	GPIO	PI9	A10	GPIO (5V)
PI6	A11	GPIO (5V)	PF14	A12	GPIO (5V)

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
Note:					
1.	GPIO with 5V tolerance are indicated by (5V).				

5.5 EFM32GG11B4xx in BGA120 Device Pinout




Figure 5.5. EFM32GG11B4xx in BGA120 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [5.20 GPIO Functionality Table](#) or [5.21 Alternate Functionality Overview](#).

Table 5.5. EFM32GG11B4xx in BGA120 Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PE15	A1	GPIO	PE14	A2	GPIO
PE12	A3	GPIO	PE9	A4	GPIO
PD11	A5	GPIO	PD9	A6	GPIO
PF7	A7	GPIO	PF5	A8	GPIO
PF4	A9	GPIO	PF2	A10	GPIO
VREGI	A11	Input to 5 V regulator.	VREGO	A12	Decoupling for 5 V regulator and regulator output. Power for USB PHY in USB-enabled OPNs

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PD8	H8	GPIO	PD5	H9	GPIO
PD6	H10	GPIO	PD7	H11	GPIO
PC1	J1	GPIO (5V)	PC3	J2	GPIO (5V)
PD15	J3	GPIO (5V)	PA12	J4	GPIO (5V)
PA9	J5	GPIO	PA10	J6	GPIO
PB9	J7	GPIO (5V)	PB10	J8	GPIO (5V)
PD2	J9	GPIO (5V)	PD3	J10	GPIO
PD4	J11	GPIO	PB7	K1	GPIO
PC4	K2	GPIO	PA13	K3	GPIO (5V)
PA11	K5	GPIO	RESETn	K6	Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.
AVDD	K8 K9 L10	Analog power supply.	PD1	K11	GPIO
PB8	L1	GPIO	PC5	L2	GPIO
PA14	L3	GPIO	PB11	L5	GPIO
PB12	L6	GPIO	PB13	L8	GPIO
PB14	L9	GPIO	PD0	L11	GPIO (5V)

Note:

1. GPIO with 5V tolerance are indicated by (5V).
2. The pins PD13, PD14, and PD15 will not be 5V tolerant on all future devices. In order to preserve upgrade options with full hardware compatibility, do not use these pins with 5V domains.

5.12 EFM32GG11B8xx in QFP64 Device Pinout




Figure 5.12. EFM32GG11B8xx in QFP64 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [5.20 GPIO Functionality Table](#) or [5.21 Alternate Functionality Overview](#).

Table 5.12. EFM32GG11B8xx in QFP64 Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PA0	1	GPIO	PA1	2	GPIO
PA2	3	GPIO	PA3	4	GPIO
PA4	5	GPIO	PA5	6	GPIO
IOVDD0	7 27 55	Digital IO power supply 0.	VSS	8 23 56	Ground
PB3	9	GPIO	PB4	10	GPIO
PB5	11	GPIO	PB6	12	GPIO

5.17 EFM32GG11B5xx in QFN64 Device Pinout




Figure 5.17. EFM32GG11B5xx in QFN64 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [5.20 GPIO Functionality Table](#) or [5.21 Alternate Functionality Overview](#).

Table 5.17. EFM32GG11B5xx in QFN64 Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
VSS	0	Ground	PA0	1	GPIO
PA1	2	GPIO	PA2	3	GPIO
PA3	4	GPIO	PA4	5	GPIO
PA5	6	GPIO	PA6	7	GPIO
IOVDD0	8 27 55	Digital IO power supply 0.	PB3	9	GPIO
PB4	10	GPIO	PB5	11	GPIO

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PC3	12	GPIO (5V)	PC4	13	GPIO
PC5	14	GPIO	PB7	15	GPIO
PB8	16	GPIO	PA8	17	GPIO
PA9	18	GPIO	PA10	19	GPIO
RESETn	20	Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.	PB11	21	GPIO
PB12	22	GPIO	AVDD	23 27	Analog power supply.
PB13	24	GPIO	PB14	25	GPIO
PD0	28	GPIO (5V)	PD1	29	GPIO
PD2	30	GPIO (5V)	PD3	31	GPIO
PD4	32	GPIO	PD5	33	GPIO
PD6	34	GPIO	PD7	35	GPIO
PD8	36	GPIO	PC6	37	GPIO
PC7	38	GPIO	DVDD	39	Digital power supply.
DECOPUPLE	40	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.	PC8	41	GPIO (5V)
PC9	42	GPIO (5V)	PC10	43	GPIO (5V)
PC11	44	GPIO (5V)	PC12	45	GPIO (5V)
PC13	46	GPIO (5V)	PC14	47	GPIO (5V)
PC15	48	GPIO (5V)	PF0	49	GPIO (5V)
PF1	50	GPIO (5V)	PF2	51	GPIO
PF3	52	GPIO	PF4	53	GPIO
PF5	54	GPIO	PE8	56	GPIO
PE9	57	GPIO	PE10	58	GPIO
PE11	59	GPIO	PE12	60	GPIO
PE13	61	GPIO	PE14	62	GPIO
PE15	63	GPIO	PA15	64	GPIO

Note:

1. GPIO with 5V tolerance are indicated by (5V).

GPIO Name	Pin Alternate Functionality / Description				
	Analog	EBI	Timers	Communication	Other
PE6	BUSDY BUSCX LCD_COM2	EBI_A13 #0 EBI_A18 #1 EBI_A24 #3	TIM3_CC1 #3 TIM5_CC2 #0 TIM6_CDTI2 #2 WTIMO_CC2 #0 WTIM1_CC3 #4	US0_RX #1 US3_TX #1	PRS_CH6 #2
PE7	BUSCY BUSDX LCD_COM3	EBI_A14 #0 EBI_A19 #1 EBI_A25 #3	TIM3_CC2 #3 TIM5_CC0 #1 WTIM1_CC0 #5	US0_TX #1 US3_RX #1	PRS_CH7 #2
PG11		EBI_AD11 #2	TIM6_CDTI2 #1 WTIMO_CDTI0 #3	ETH_MIIRXD0 #1 CAN1_TX #6 US3 RTS #5 QSPI0_DQS #2	ETM_TD3 #5
PG10		EBI_AD10 #2	TIM2_CC2 #6 TIM6_CDTI1 #1 WTIMO_CC2 #3	ETH_MIIRXD1 #1 CAN1_RX #6 US3_CTS #3 QSPI0_CS1 #2	
PG9		EBI_AD09 #2	TIM2_CC1 #6 TIM6_CDTI0 #1 WTIMO_CC1 #3	ETH_MIIRXD2 #1 CAN0_TX #4 US3_CTS #5 QSPI0_CS0 #2	
PE3	BU_STAT	EBI_A10 #0 EBI_A15 #1	TIM3_CC0 #2 WTIM1_CC0 #4	US0_CTS #1 U0_RTS #1 U1_RX #3	ACMP1_O #1
PE4	BUSDY BUSCX LCD_COM0	EBI_A11 #0 EBI_A16 #1 EBI_A22 #3	TIM3_CC1 #2 TIM5_CC0 #0 TIM6_CDTI0 #2 WTIMO_CC0 #0 WTIM1_CC1 #4	US0_CS #1 US1_CS #5 US3_CS #1 U0_RX #6 U1_CTS #3 I2C0_SDA #7	PRS_CH16 #2
PG14		EBI_AD14 #2	TIM6_CC2 #2 WTIM2_CC0 #4 PCNT1_S0IN #7	ETH_MIICRS #1 US0_CLK #6	ETM_TD0 #5
PG13		EBI_AD13 #2	TIM6_CC1 #2 WTIMO_CDTI2 #3 WTIM2_CC2 #3	ETH_MIIRXER #1 US0_RX #6	ETM_TD1 #5
PG12		EBI_AD12 #2	TIM6_CC0 #2 WTIMO_CDTI1 #3 WTIM2_CC1 #3	ETH_MIIRXDV #1 US0_TX #6	ETM_TD2 #5
PE1	BUSCY BUSDX	EBI_A01 #2 EBI_A08 #0	TIM3_CC1 #1 WTIM1_CC2 #3 PCNT0_S1IN #1	CAN0_TX #6 U0_RX #1 I2C1_SCL #2	CMU_CLKI0 #4 PRS_CH23 #1 ACMP2_O #2
PE2	BU_VOUT	EBI_A09 #0 EBI_A14 #1	TIM3_CC2 #1 WTIM1_CC3 #3	US0_RTS #1 U0_CTS #1 U1_TX #3	PRS_CH20 #2 ACMP0_O #1
PG15		EBI_AD15 #2	WTIM2_CC1 #4 PCNT1_S1IN #7	ETH_MIICOL #1 US0_CS #6	ETM_TCLK #5
PB15	BUSAY BUSBX	EBI_CS3 #1 EBI_AR-DY #2	TIM3_CC1 #7	ETH_TSUTMRTOG #1 SDIO_WP #2 US2_RTS #1 US5_RTS #1	PRS_CH17 #1 ETM_TD2 #1

Alternate	LOCATION		
Functionality	0 - 3	4 - 7	Description
LCD_SEG7	0: PE11		LCD segment line 7.
LCD_SEG8	0: PE12		LCD segment line 8.
LCD_SEG9	0: PE13		LCD segment line 9.
LCD_SEG10	0: PE14		LCD segment line 10.
LCD_SEG11	0: PE15		LCD segment line 11.
LCD_SEG12	0: PA15		LCD segment line 12.
LCD_SEG13	0: PA0		LCD segment line 13.
LCD_SEG14	0: PA1		LCD segment line 14.
LCD_SEG15	0: PA2		LCD segment line 15.
LCD_SEG16	0: PA3		LCD segment line 16.
LCD_SEG17	0: PA4		LCD segment line 17.
LCD_SEG18	0: PA5		LCD segment line 18.
LCD_SEG19	0: PA6		LCD segment line 19.

Alternate	LOCATION		
Functionality	0 - 3	4 - 7	Description
LES_ALTEX6	0: PE12		LESENSE alternate excite output 6.
LES_ALTEX7	0: PE13		LESENSE alternate excite output 7.
LES_CH0	0: PC0		LESENSE channel 0.
LES_CH1	0: PC1		LESENSE channel 1.
LES_CH2	0: PC2		LESENSE channel 2.
LES_CH3	0: PC3		LESENSE channel 3.
LES_CH4	0: PC4		LESENSE channel 4.
LES_CH5	0: PC5		LESENSE channel 5.
LES_CH6	0: PC6		LESENSE channel 6.
LES_CH7	0: PC7		LESENSE channel 7.
LES_CH8	0: PC8		LESENSE channel 8.
LES_CH9	0: PC9		LESENSE channel 9.
LES_CH10	0: PC10		LESENSE channel 10.

Table 5.23. ACMP0 Bus and Pin Mapping

	APORT4Y	APORT4X	APORT3Y	APORT3X	APORT2Y	APORT2X	APORT1Y	APORT1X	APORT0Y	APORT0X	Port
BUSDY	BUSDX	BUSCY	BUSCX	BUSBY	BUSBX	BUSAY	BUSAX	BUSAY	BUSACMP0Y	BUSACMP0X	Bus
PF15	PF15				PB15						CH31
PF14		PF14		PF14			PB14				CH30
PF13	PF13				PB13	PB13					CH29
PF12		PF12		PF12			PB12				CH28
PF11	PF11				PB11	PB11					CH27
PF10		PF10		PF10			PB10	PB10			CH26
PF9	PF9				PB9	PB9					CH25
PF8		PF8									CH24
PF7	PF7										CH23
PF6		PF6		PF6	PB6		PB6				CH22
PF5	PF5				PB5	PB5	PB5				CH21
PF4		PF4		PF4	PB4		PB4				CH20
PF3	PF3				PB3	PB3	PB3				CH19
PF2		PF2		PF2	PB2		PB2				CH18
PF1	PF1				PB1	PB1	PB1				CH17
PF0		PF0		PF0	PB0		PB0				CH16
PE15	PE15				PA15	PA15	PA15				CH15
PE14		PE14		PE14	PA14		PA14				CH14
PE13	PE13				PA13	PA13	PA13				CH13
PE12		PE12		PE12	PA12		PA12				CH12
PE11	PE11				PA11	PA11	PA11				CH11
PE10		PE10		PE10	PA10		PA10				CH10
PE9	PE9				PA9	PA9	PA9				CH9
PE8		PE8		PE8	PA8		PA8				CH8
PE7	PE7				PA7	PA7	PA7		PC7	PC7	CH7
PE6		PE6		PE6	PA6		PA6	PC6	PC6	PC6	CH6
PE5	PE5				PA5	PA5	PA5	PC5	PC5	PC5	CH5
PE4		PE4		PE4	PA4		PA4	PC4	PC4	PC4	CH4
					PA3	PA3	PA3	PC3	PC3	PC3	CH3
					PA2		PA2	PC2	PC2	PC2	CH2
PE1	PE1				PA1	PA1	PA1	PC1	PC1	PC1	CH1
PE0		PE0		PE0	PA0		PA0	PC0	PC0	PC0	CH0

12. QFN64 Package Specifications

12.1 QFN64 Package Dimensions




Figure 12.1. QFN64 Package Drawing