

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Active |
|----------------------------|---|
| Core Processor | ARM® Cortex®-M4 |
| Core Size | 32-Bit Single-Core |
| Speed | 72MHz |
| Connectivity | CANbus, EBI/EMI, Ethernet, I ² C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SmartCard, SPI, UART/USART, USB |
| Peripherals | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT |
| Number of I/O | 50 |
| Program Memory Size | 2MB (2M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 512K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.8V |
| Data Converters | A/D 16x12b SAR; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-TQFP |
| Supplier Device Package | 64-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b420f2048iq64-b |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.8.4 Capacitive Sense (CSEN)

The CSEN module is a dedicated Capacitive Sensing block for implementing touch-sensitive user interface elements such a switches and sliders. The CSEN module uses a charge ramping measurement technique, which provides robust sensing even in adverse conditions including radiated noise and moisture. The module can be configured to take measurements on a single port pin or scan through multiple pins and store results to memory through DMA. Several channels can also be shorted together to measure the combined capacitance or implement wake-on-touch from very low energy modes. Hardware includes a digital accumulator and an averaging filter, as well as digital threshold comparators to reduce software overhead.

3.8.5 Digital to Analog Current Converter (IDAC)

The Digital to Analog Current Converter can source or sink a configurable constant current. This current can be driven on an output pin or routed to the selected ADC input pin for capacitive sensing. The full-scale current is programmable between 0.05 μ A and 64 μ A with several ranges consisting of various step sizes.

3.8.6 Digital to Analog Converter (VDAC)

The Digital to Analog Converter (VDAC) can convert a digital value to an analog output voltage. The VDAC is a fully differential, 500 ksps, 12-bit converter. The opamps are used in conjunction with the VDAC, to provide output buffering. One opamp is used per singleended channel, or two opamps are used to provide differential outputs. The VDAC may be used for a number of different applications such as sensor interfaces or sound output. The VDAC can generate high-resolution analog signals while the MCU is operating at low frequencies and with low total power consumption. Using DMA and a timer, the VDAC can be used to generate waveforms without any CPU intervention. The VDAC is available in all energy modes down to and including EM3.

3.8.7 Operational Amplifiers

The opamps are low power amplifiers with a high degree of flexibility targeting a wide variety of standard opamp application areas, and are available down to EM3. With flexible built-in programming for gain and interconnection they can be configured to support multiple common opamp functions. All pins are also available externally for filter configurations. Each opamp has a rail to rail input and a rail to rail output. They can be used in conjunction with the VDAC module or in stand-alone configurations. The opamps save energy, PCB space, and cost as compared with standalone opamps because they are integrated on-chip.

3.8.8 Liquid Crystal Display Driver (LCD)

The LCD driver is capable of driving a segmented LCD display with up to 8x36 segments. A voltage boost function enables it to provide the LCD display with higher voltage than the supply voltage for the device. A patented charge redistribution driver can reduce the LCD module supply current by up to 40%. In addition, an animation feature can run custom animations on the LCD display without any CPU intervention. The LCD driver can also remain active even in Energy Mode 2 and provides a Frame Counter interrupt that can wake-up the device on a regular basis for updating data.

3.9 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the EFM32GG11. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

3.10 Core and Memory

3.10.1 Processor Core

The ARM Cortex-M processor includes a 32-bit RISC processor integrating the following features and tasks in the system:

- ARM Cortex-M4 RISC processor with FPU achieving 1.25 Dhrystone MIPS/MHz
- Memory Protection Unit (MPU) supporting up to 8 memory segments
- Embedded Trace Macrocell (ETM) for real-time trace and debug
- Up to 2048 kB flash program memory
 - · Dual-bank memory with read-while-write support
- Up to 512 kB RAM data memory
- · Configuration and event handling of all modules
- · 2-pin Serial-Wire or 4-pin JTAG debug interface

4.1.4 DC-DC Converter

Test conditions: L_DCDC=4.7 µH (Murata LQH3NPN4R7MM0L), C_DCDC=4.7 µF (Samsung CL10B475KQ8NQNC), V_DCDC_I=3.3 V, V_DCDC_O=1.8 V, I_DCDC_LOAD=50 mA, Heavy Drive configuration, F_DCDC_LN=7 MHz, unless otherwise indicated.

Table 4.4. DC-DC Converter

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|---------------------|---|-----|-----|-----------------------------|------|
| Input voltage range | V _{DCDC_I} | Bypass mode, I _{DCDC_LOAD} = 50 mA | 1.8 | — | V _{VREGVDD} MAX | V |
| | | Low noise (LN) mode, 1.8 V out- put, I_{DCDC_LOAD} = 100 mA, or Low power (LP) mode, 1.8 V out- put, I_{DCDC_LOAD} = 10 mA | 2.4 | _ | V _{VREGVDD} MAX | V |
| | | Low noise (LN) mode, 1.8 V out- put, I _{DCDC_LOAD} = 200 mA | 2.6 | _ | V _{VREGVDD} MAX | V |
| Output voltage programma- ble range ¹ | V _{DCDC_0} | | 1.8 | _ | V _{VREGVDD} | V |
| Regulation DC accuracy | ACC _{DC} | Low Noise (LN) mode, 1.8 V tar- get output | TBD | _ | TBD | V |
| Regulation window ⁴ | WIN _{REG} | Low Power (LP) mode, LPCMPBIASEMxx ³ = 0, 1.8 V tar- get output, I _{DCDC_LOAD} ≤ 75 µA | TBD | _ | TBD | V |
| | | Low Power (LP) mode, LPCMPBIASEMxx ³ = 3, 1.8 V tar- get output, I _{DCDC_LOAD} ≤ 10 mA | TBD | _ | TBD | V |
| Steady-state output ripple | V _R | | _ | 3 | — | mVpp |
| Output voltage under/over- shoot | V _{OV} | CCM Mode (LNFORCECCM ³ = 1), Load changes between 0 mA and 100 mA | _ | 25 | TBD | mV |
| | | DCM Mode (LNFORCECCM ³ = 0), Load changes between 0 mA and 10 mA | _ | 45 | TBD | mV |
| | | Overshoot during LP to LN CCM/DCM mode transitions com- pared to DC level in LN mode | _ | 200 | _ | mV |
| | | Undershoot during BYP/LP to LN CCM (LNFORCECCM ³ = 1) mode transitions compared to DC level in LN mode | _ | 40 | _ | mV |
| | | Undershoot during BYP/LP to LN DCM (LNFORCECCM ³ = 0) mode transitions compared to DC level in LN mode | _ | 100 | | mV |
| DC line regulation | V _{REG} | Input changes between V _{VREGVDD_MAX} and 2.4 V | — | 0.1 | — | % |
| DC load regulation | I _{REG} | Load changes between 0 mA and 100 mA in CCM mode | _ | 0.1 | — | % |

4.1.11 Flash Memory Characteristics⁵

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|----------------------|---|-------|------|-----|--------|
| Flash erase cycles before failure | EC _{FLASH} | | 10000 | — | | cycles |
| Flash data retention | RET _{FLASH} | T ≤ 85 °C | 10 | _ | — | years |
| | | T ≤ 125 °C | 10 | _ | _ | years |
| Word (32-bit) programming time | t _{W_PROG} | Burst write, 128 words, average time per word | 20 | 26.2 | 32 | μs |
| | | Single word | 59 | 68.7 | 83 | μs |
| Page erase time ⁴ | t _{PERASE} | | 20 | 26.8 | 35 | ms |
| Mass erase time ¹ | t _{MERASE} | | 20 | 26.9 | 35 | ms |
| Device erase time ^{2 3} | t _{DERASE} | T ≤ 85 °C | — | 80.7 | 95 | ms |
| | | T ≤ 125 °C | — | 80.7 | 100 | ms |
| Erase current ⁶ | I _{ERASE} | Page Erase | — | — | 1.7 | mA |
| | | Mass or Device Erase | — | _ | 2.1 | mA |
| Write current ⁶ | I _{WRITE} | | _ | _ | 3.9 | mA |
| Supply voltage during flash erase and write | V _{FLASH} | | 1.62 | | 3.6 | V |

Table 4.19. Flash Memory Characteristics⁵

Note:

- 1. Mass erase is issued by the CPU and erases all flash.
- 2. Device erase is issued over the AAP interface and erases all flash, SRAM, the Lock Bit (LB) page, and the User data page Lock Word (ULW).
- 3. From setting the DEVICEERASE bit in AAP_CMD to 1 until the ERASEBUSY bit in AAP_STATUS is cleared to 0. Internal setup and hold times for flash control signals are included.
- 4. From setting the ERASEPAGE bit in MSC_WRITECMD to 1 until the BUSY bit in MSC_STATUS is cleared to 0. Internal setup and hold times for flash control signals are included.
- 5. Flash data retention information is published in the Quarterly Quality and Reliability Report.

6. Measured at 25 °C.

4.1.13 Voltage Monitor (VMON)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|------------------------------------|-------------------------|--|------|------|-----|------|
| Supply current (including I_SENSE) | I _{VMON} | In EM0 or EM1, 1 supply monitored, $T \le 85 \text{ °C}$ | — | 6.0 | TBD | μA |
| | | In EM0 or EM1, 4 supplies monitored, $T \le 85 \text{ °C}$ | — | 14.9 | TBD | μA |
| | | In EM2, EM3 or EM4, 1 supply monitored and above threshold | | 62 | | nA |
| | | In EM2, EM3 or EM4, 1 supply monitored and below threshold | — | 62 | _ | nA |
| | | In EM2, EM3 or EM4, 4 supplies monitored and all above threshold | _ | 99 | _ | nA |
| | | In EM2, EM3 or EM4, 4 supplies monitored and all below threshold | | 99 | | nA |
| Loading of monitored supply | I _{SENSE} | In EM0 or EM1 | _ | 2 | _ | μA |
| | | In EM2, EM3 or EM4 | — | 2 | _ | nA |
| Threshold range | V _{VMON_RANGE} | | 1.62 | _ | 3.4 | V |
| Threshold step size | N _{VMON_STESP} | Coarse | _ | 200 | _ | mV |
| | | Fine | _ | 20 | _ | mV |
| Response time | t _{VMON_RES} | Supply drops at 1V/µs rate | _ | 460 | _ | ns |
| Hysteresis | V _{VMON_HYST} | | | 26 | _ | mV |

Table 4.21. Voltage Monitor (VMON)

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|---|----------------|--|-----|------|-----|--------|
| Supply current, continuous conversions, WARMUP- MODE=KEEPCSENWARM | ICSEN_ACTIVE | SAR or Delta Modulation conver- sions of 33 pF capacitor, CS0CG=0 (Gain = 10x), always on | | 90.5 | | μA |
| HFPERCLK supply current | ICSEN_HFPERCLK | Current contribution from HFPERCLK when clock to CSEN block is enabled. | _ | 2.25 | _ | µA/MHz |

Note:

 Current is specified with a total external capacitance of 33 pF per channel. Average current is dependent on how long the module is actively sampling channels within the scan period, and scales with the number of samples acquired. Supply current for a specific application can be estimated by multiplying the current per sample by the total number of samples per period (total_current = single_sample_current * (number_of_channels * accumulation)).

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|--|--------------------|--|-----|-------|-----|------|
| Slew rate ⁵ | SR | DRIVESTRENGTH = 3, INCBW=1 ³ | | 4.7 | — | V/µs |
| | | DRIVESTRENGTH = 3, INCBW=0 | — | 1.5 | _ | V/µs |
| | | DRIVESTRENGTH = 2, INCBW=1 ³ | | 1.27 | _ | V/µs |
| | | DRIVESTRENGTH = 2, INCBW=0 | | 0.42 | | V/µs |
| | | DRIVESTRENGTH = 1, INCBW=1 ³ | | 0.17 | _ | V/µs |
| | | DRIVESTRENGTH = 1, INCBW=0 | _ | 0.058 | _ | V/µs |
| | | DRIVESTRENGTH = 0, INCBW=1 ³ | | 0.044 | _ | V/µs |
| | | DRIVESTRENGTH = 0, INCBW=0 | _ | 0.015 | _ | V/µs |
| Startup time ⁶ | T _{START} | DRIVESTRENGTH = 2 | — | — | 12 | μs |
| Input offset voltage | V _{OSI} | DRIVESTRENGTH = 2 or 3, T = 25 °C | TBD | _ | TBD | mV |
| | | DRIVESTRENGTH = 1 or 0, T = 25 °C | TBD | — | TBD | mV |
| | | DRIVESTRENGTH = 2 or 3, across operating temperature range | TBD | _ | TBD | mV |
| | | DRIVESTRENGTH = 1 or 0, across operating temperature range | TBD | _ | TBD | mV |
| DC power supply rejection ratio ⁹ | PSRR _{DC} | Input referred | | 70 | _ | dB |
| DC common-mode rejection ratio ⁹ | CMRR _{DC} | Input referred | | 70 | _ | dB |
| Total harmonic distortion | THD _{OPA} | DRIVESTRENGTH = 2, 3x Gain connection, 1 kHz, V_{OUT} = 0.1 V to V_{OPA} - 0.1 V | | 90 | | dB |
| | | DRIVESTRENGTH = 0, 3x Gain connection, 0.1 kHz, V_{OUT} = 0.1 V to V_{OPA} - 0.1 V | _ | 90 | | dB |

SDIO SDR Mode Timing

Timing is specified for route location 0 at 1.8 V IOVDD with voltage scaling disabled. Slew rate for SD_CLK set to 7, all other GPIO set to 6, DRIVESTRENGTH = STRONG for all pins. SDIO_CTRL_TXDLYMUXSEL = 0. Loading between 5 and 10 pF on all pins or between 10 and 40 pF on all pins.

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|---------------------|-----------------------------------|------|------|-----|------|
| Clock frequency during data transfer | F _{SD_CLK} | Using HFRCO, AUXHFRCO, or USHFRCO | _ | _ | 20 | MHz |
| | | Using HFXO | _ | _ | TBD | MHz |
| Clock low time | t _{WL} | Using HFRCO, AUXHFRCO, or USHFRCO | 22.6 | | | ns |
| | | Using HFXO | TBD | — | _ | ns |
| Clock high time | t _{WH} | Using HFRCO, AUXHFRCO, or USHFRCO | 22.6 | _ | _ | ns |
| | | Using HFXO | TBD | _ | _ | ns |
| Clock rise time | t _R | | 0.99 | 4.68 | _ | ns |
| Clock fall time | t _F | | 0.90 | 3.64 | _ | ns |
| Input setup time, CMD, DAT[0:3] valid to SD_CLK | t _{ISU} | | 8 | _ | | ns |
| Input hold time, SD_CLK to CMD, DAT[0:3] change | t _{IH} | | 1.5 | _ | | ns |
| Output delay time, SD_CLK to CMD, DAT[0:3] valid | todly | | 0 | — | 35 | ns |
| Output hold time, SD_CLK to CMD, DAT[0:3] change | t _{OH} | | 0.8 | _ | _ | ns |

Table 4.48. SDIO SDR Mode Timing (Location 0)



Figure 5.9. EFM32GG11B5xx in QFP100 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 5.20 GPIO Functionality Table or 5.21 Alternate Functionality Overview.

| Table 5.9. EFM32GG11B5xx in QFP100 Device Pinor |
|---|
|---|

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|--------|-------------|----------|---------------------------|----------------------------|
| PA0 | 1 | GPIO | PA1 | 2 | GPIO |
| PA2 | 3 | GPIO | PA3 | 4 | GPIO |
| PA4 | 5 | GPIO | PA5 | 6 | GPIO |
| PA6 | 7 | GPIO | IOVDD0 | 8 17 31 44 82 | Digital IO power supply 0. |
| PB0 | 9 | GPIO | PB1 | 10 | GPIO |

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|--------|-------------------------------|----------|--------|---|
| PC4 | 13 | GPIO | PC5 | 14 | GPIO |
| PB7 | 15 | GPIO | PB8 | 16 | GPIO |
| PA8 | 17 | GPIO | PA12 | 18 | GPIO (5V) |
| PA14 | 19 | GPIO | RESETn | 20 | Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |
| PB11 | 21 | GPIO | PB12 | 22 | GPIO |
| AVDD | 24 | Analog power supply. | PB13 | 25 | GPIO |
| PB14 | 26 | GPIO | PD0 | 28 | GPIO (5V) |
| PD1 | 29 | GPIO | PD2 | 30 | GPIO (5V) |
| PD3 | 31 | GPIO | PD4 | 32 | GPIO |
| PD5 | 33 | GPIO | PD6 | 34 | GPIO |
| PD7 | 35 | GPIO | PD8 | 36 | GPIO |
| PC7 | 37 | GPIO | VREGVSS | 38 | Voltage regulator VSS |
| VREGSW | 39 | DCDC regulator switching node | VREGVDD | 40 | Voltage regulator VDD input |
| DVDD | 41 | Digital power supply. | DECOUPLE | 42 | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. |
| PE4 | 43 | GPIO | PE5 | 44 | GPIO |
| PE6 | 45 | GPIO | PE7 | 46 | GPIO |
| PC12 | 47 | GPIO (5V) | PC13 | 48 | GPIO (5V) |
| PF0 | 49 | GPIO (5V) | PF1 | 50 | GPIO (5V) |
| PF2 | 51 | GPIO | PF3 | 52 | GPIO |
| PF4 | 53 | GPIO | PF5 | 54 | GPIO |
| PE8 | 57 | GPIO | PE9 | 58 | GPIO |
| PE10 | 59 | GPIO | PE11 | 60 | GPIO |
| PE12 | 61 | GPIO | PE13 | 62 | GPIO |
| PE14 | 63 | GPIO | PE15 | 64 | GPIO |
| Note: | | | | | |

1. GPIO with 5V tolerance are indicated by (5V).

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|--------|-------------------------------|----------|--------|---|
| PB6 | 12 | GPIO | PC4 | 13 | GPIO |
| PC5 | 14 | GPIO | PB7 | 15 | GPIO |
| PB8 | 16 | GPIO | PA8 | 17 | GPIO |
| PA12 | 18 | GPIO (5V) | PA13 | 19 | GPIO (5V) |
| PA14 | 20 | GPIO | RESETn | 21 | Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |
| PB11 | 22 | GPIO | PB12 | 23 | GPIO |
| AVDD | 24 | Analog power supply. | PB13 | 25 | GPIO |
| PB14 | 26 | GPIO | PD0 | 28 | GPIO (5V) |
| PD1 | 29 | GPIO | PD2 | 30 | GPIO (5V) |
| PD3 | 31 | GPIO | PD4 | 32 | GPIO |
| PD5 | 33 | GPIO | PD6 | 34 | GPIO |
| PD8 | 35 | GPIO | VREGVSS | 36 | Voltage regulator VSS |
| VREGSW | 37 | DCDC regulator switching node | VREGVDD | 38 | Voltage regulator VDD input |
| DVDD | 39 | Digital power supply. | DECOUPLE | 40 | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. |
| PE4 | 41 | GPIO | PE5 | 42 | GPIO |
| PE6 | 43 | GPIO | PE7 | 44 | GPIO |
| VREGI | 45 | Input to 5 V regulator. | VREGO | 46 | Decoupling for 5 V regulator and regu- lator output. Power for USB PHY in USB-enabled OPNs |
| PF10 | 47 | GPIO (5V) | PF11 | 48 | GPIO (5V) |
| PF0 | 49 | GPIO (5V) | PF1 | 50 | GPIO (5V) |
| PF2 | 51 | GPIO | VBUS | 52 | USB VBUS signal and auxiliary input to 5 V regulator. |
| PF12 | 53 | GPIO | PF5 | 54 | GPIO |
| PE8 | 56 | GPIO | PE9 | 57 | GPIO |
| PE10 | 58 | GPIO | PE11 | 59 | GPIO |
| PE12 | 60 | GPIO | PE13 | 61 | GPIO |
| PE14 | 62 | GPIO | PE15 | 63 | GPIO |
| PA15 | 64 | GPIO | | | |
| Note: | | · | | • | |

1. GPIO with 5V tolerance are indicated by (5V).

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|--------|---|----------|----------|-----------------------|
| PC3 | 12 | GPIO (5V) | PC4 | 13 | GPIO |
| PC5 | 14 | GPIO | PB7 | 15 | GPIO |
| PB8 | 16 | GPIO | PA8 | 17 | GPIO |
| PA9 | 18 | GPIO | PA10 | 19 | GPIO |
| RESETn | 20 | Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. | PB11 | 21 | GPIO |
| PB12 | 22 | GPIO | AVDD | 23 27 | Analog power supply. |
| PB13 | 24 | GPIO | PB14 | 25 | GPIO |
| PD0 | 28 | GPIO (5V) | PD1 | 29 | GPIO |
| PD2 | 30 | GPIO (5V) | PD3 | 31 | GPIO |
| PD4 | 32 | GPIO | PD5 | 33 | GPIO |
| PD6 | 34 | GPIO | PD7 | 35 | GPIO |
| PD8 | 36 | GPIO | PC6 | 37 | GPIO |
| PC7 | 38 | GPIO | DVDD | 39 | Digital power supply. |
| DECOUPLE | 40 | Decouple output for on-chip voltage regulator. An external decoupling ca- pacitor is required at this pin. | PC8 | 41 | GPIO (5V) |
| PC9 | 42 | GPIO (5V) | PC10 | 43 | GPIO (5V) |
| PC11 | 44 | GPIO (5V) | PC12 | 45 | GPIO (5V) |
| PC13 | 46 | GPIO (5V) | PC14 | 47 | GPIO (5V) |
| PC15 | 48 | GPIO (5V) | PF0 | 49 | GPIO (5V) |
| PF1 | 50 | GPIO (5V) | PF2 | 51 | GPIO |
| PF3 | 52 | GPIO | PF4 | 53 | GPIO |
| PF5 | 54 | GPIO | PE8 | 56 | GPIO |
| PE9 | 57 | GPIO | PE10 | 58 | GPIO |
| PE11 | 59 | GPIO | PE12 | 60 | GPIO |
| PE13 | 61 | GPIO | PE14 | 62 | GPIO |
| PE15 | 63 | GPIO | PA15 | 64 | GPIO |
| Note: | | ·] | | | · |

1. GPIO with 5V tolerance are indicated by (5V).

| Alternate | LOCATION | | |
|---------------|--|-------|--|
| Functionality | 0 - 3 | 4 - 7 | Description |
| | 0: PF2 | | Debug-interface Serial Wire viewer Output. |
| DBG_SWO | 1: PC15 2: PD1 3: PD2 | | Note that this function is not enabled after reset, and must be enabled by software to be used. |
| | 0: PF5 | | Debug-interface JTAG Test Data In. |
| DBG_TDI | | | Note that this function becomes available after the first valid JTAG command is re- ceived, and has a built-in pull up when JTAG is active. |
| | 0: PF2 | | Debug-interface JTAG Test Data Out. |
| DBG_TDO | | | Note that this function becomes available after the first valid JTAG command is received. |
| EBI_A00 | 0: PA12 1: PB9 2: PE0 3: PC5 | | External Bus Interface (EBI) address output pin 00. |
| EBI_A01 | 0: PA13 1: PB10 2: PE1 3: PA7 | | External Bus Interface (EBI) address output pin 01. |
| EBI_A02 | 0: PA14 1: PB11 2: PI0 3: PA8 | | External Bus Interface (EBI) address output pin 02. |
| EBI_A03 | 0: PB9 1: PB12 2: PI1 3: PA9 | | External Bus Interface (EBI) address output pin 03. |
| EBI_A04 | 0: PB10 1: PD0 2: PI2 3: PA10 | | External Bus Interface (EBI) address output pin 04. |
| EBI_A05 | 0: PC6 1: PD1 2: PI3 3: PA11 | | External Bus Interface (EBI) address output pin 05. |
| EBI_A06 | 0: PC7 1: PD2 2: Pl4 3: PA12 | | External Bus Interface (EBI) address output pin 06. |
| EBI_A07 | 0: PE0 1: PD3 2: PI5 3: PA13 | | External Bus Interface (EBI) address output pin 07. |
| EBI_A08 | 0: PE1 1: PD4 2: PC8 3: PA14 | | External Bus Interface (EBI) address output pin 08. |
| EBI_A09 | 0: PE2 1: PD5 2: PC9 3: PB9 | | External Bus Interface (EBI) address output pin 09. |

| Alternate | LOCATION | | |
|---------------|--|-------|---|
| Functionality | 0 - 3 | 4 - 7 | Description |
| EBI_A10 | 0: PE3 1: PD6 2: PC10 3: PB10 | | External Bus Interface (EBI) address output pin 10. |
| EBI_A11 | 0: PE4 1: PD7 2: PI6 3: PB11 | | External Bus Interface (EBI) address output pin 11. |
| EBI_A12 | 0: PE5 1: PD8 2: PI7 3: PB12 | | External Bus Interface (EBI) address output pin 12. |
| EBI_A13 | 0: PE6 1: PC7 2: PI8 3: PD0 | | External Bus Interface (EBI) address output pin 13. |
| EBI_A14 | 0: PE7 1: PE2 2: PI9 3: PD1 | | External Bus Interface (EBI) address output pin 14. |
| EBI_A15 | 0: PC8 1: PE3 2: PI10 3: PD2 | | External Bus Interface (EBI) address output pin 15. |
| EBI_A16 | 0: PB0 1: PE4 2: PH4 3: PD3 | | External Bus Interface (EBI) address output pin 16. |
| EBI_A17 | 0: PB1 1: PE5 2: PH5 3: PD4 | | External Bus Interface (EBI) address output pin 17. |
| EBI_A18 | 0: PB2 1: PE6 2: PH6 3: PD5 | | External Bus Interface (EBI) address output pin 18. |
| EBI_A19 | 0: PB3 1: PE7 2: PH7 3: PD6 | | External Bus Interface (EBI) address output pin 19. |
| EBI_A20 | 0: PB4 1: PC8 2: PH8 3: PD7 | | External Bus Interface (EBI) address output pin 20. |
| EBI_A21 | 0: PB5 1: PC9 2: PH9 3: PC7 | | External Bus Interface (EBI) address output pin 21. |
| EBI_A22 | 0: PB6 1: PC10 2: PH10 3: PE4 | | External Bus Interface (EBI) address output pin 22. |

| Alternate | LOCATION | | |
|---------------|--|---|--|
| Functionality | 0 - 3 | 4 - 7 | Description |
| PCNT0_S0IN | 0: PC13 1: PE0 2: PC0 3: PD6 | 4: PA0 5: PB0 6: PB5 7: PB12 | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN | 0: PC14 1: PE1 2: PC1 3: PD7 | 4: PA1 5: PB1 6: PB6 7: PB11 | Pulse Counter PCNT0 input number 1. |
| PCNT1_S0IN | 0: PA5 1: PB3 2: PD15 3: PC4 | 4: PA7 5: PA12 6: PB11 7: PG14 | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | 0: PA6 1: PB4 2: PB0 3: PC5 | 4: PA8 5: PA13 6: PB12 7: PG15 | Pulse Counter PCNT1 input number 1. |
| PCNT2_S0IN | 0: PD0 1: PE8 2: PB13 3: PF10 | 4: PC12 5: PI2 6: PI0 7: PH14 | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | 0: PD1 1: PE9 2: PB14 3: PF11 | 4: PC13 5: PI1 6: PH15 7: PH13 | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | 0: PA0 1: PF3 2: PC14 3: PF2 | | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | 0: PA1 1: PF4 2: PC15 3: PE12 | | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | 0: PC0 1: PF5 2: PE10 3: PE13 | | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | 0: PC1 1: PE8 2: PE11 3: PA0 | | Peripheral Reflex System PRS, channel 3. |
| PRS_CH4 | 0: PC8 1: PB0 2: PF1 | | Peripheral Reflex System PRS, channel 4. |
| PRS_CH5 | 0: PC9 1: PB1 2: PD6 | | Peripheral Reflex System PRS, channel 5. |
| PRS_CH6 | 0: PA6 1: PB14 2: PE6 | | Peripheral Reflex System PRS, channel 6. |

| Alternate | LOCATION | | | |
|---------------|------------------------------|-------|---|--|
| Functionality | 0 - 3 | 4 - 7 | Description | |
| PRS_CH7 | 0: PB13 1: PA7 2: PE7 | | Peripheral Reflex System PRS, channel 7. | |
| PRS_CH8 | 0: PA8 1: PA2 2: PE9 | | Peripheral Reflex System PRS, channel 8. | |
| PRS_CH9 | 0: PA9 1: PA3 2: PB10 | | Peripheral Reflex System PRS, channel 9. | |
| PRS_CH10 | 0: PA10 1: PC2 2: PD4 | | Peripheral Reflex System PRS, channel 10. | |
| PRS_CH11 | 0: PA11 1: PC3 2: PD5 | | Peripheral Reflex System PRS, channel 11. | |
| PRS_CH12 | 0: PA12 1: PB6 2: PD8 | | Peripheral Reflex System PRS, channel 12. | |
| PRS_CH13 | 0: PA13 1: PB9 2: PE14 | | Peripheral Reflex System PRS, channel 13. | |
| PRS_CH14 | 0: PA14 1: PC6 2: PE15 | | Peripheral Reflex System PRS, channel 14. | |
| PRS_CH15 | 0: PA15 1: PC7 2: PF0 | | Peripheral Reflex System PRS, channel 15. | |
| PRS_CH16 | 0: PA4 1: PB12 2: PE4 | | Peripheral Reflex System PRS, channel 16. | |
| PRS_CH17 | 0: PA5 1: PB15 2: PE5 | | Peripheral Reflex System PRS, channel 17. | |
| PRS_CH18 | 0: PB2 1: PC10 2: PC4 | | Peripheral Reflex System PRS, channel 18. | |
| PRS_CH19 | 0: PB3 1: PC11 2: PC5 | | Peripheral Reflex System PRS, channel 19. | |

| Dimension | Min | Тур | Мах | |
|-----------|----------|------|------|--|
| A | 0.78 | 0.84 | 0.90 | |
| A1 | 0.13 | 0.18 | 0.23 | |
| A3 | 0.16 | 0.20 | 0.24 | |
| A2 | 0.45 REF | | | |
| D | 8.00 BSC | | | |
| е | 0.50 BSC | | | |
| E | 8.00 BSC | | | |
| D1 | 6.50 BSC | | | |
| E1 | 6.50 BSC | | | |
| b | 0.20 | 0.25 | 0.30 | |
| ааа | 0.10 | | | |
| bbb | 0.10 | | | |
| ddd | 0.08 | | | |
| eee | 0.15 | | | |
| fff | 0.05 | | | |
| | | | | |

Table 7.1. BGA152 Package Dimensions

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.2 BGA152 PCB Land Pattern



Figure 7.2. BGA152 PCB Land Pattern Drawing

9.2 BGA112 PCB Land Pattern



Figure 9.2. BGA112 PCB Land Pattern Drawing

Table 9.2. BGA112 PCB Land Pattern Dimensions

| Dimension | Min | Nom | Мах |
|-----------|------|------|-----|
| Х | | 0.45 | |
| C1 | 8.00 | | |
| C2 | 8.00 | | |
| E1 | | 0.8 | |
| E2 | | 0.8 | |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.

3. This Land Pattern Design is based on the IPC-7351 guidelines.

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

6. The stencil thickness should be 0.125 mm (5 mils).

7. The ratio of stencil aperture to land pad size should be 1:1.

8. A No-Clean, Type-3 solder paste is recommended.

9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

| Dimension | Min | Тур | Мах |
|-----------|-----------|------|------|
| A | 0.70 | 0.75 | 0.80 |
| A1 | 0.00 | _ | 0.05 |
| b | 0.20 | 0.25 | 0.30 |
| A3 | 0.203 REF | | |
| D | 9.00 BSC | | |
| е | 0.50 BSC | | |
| E | 9.00 BSC | | |
| D2 | 7.10 | 7.20 | 7.30 |
| E2 | 7.10 | 7.20 | 7.30 |
| L | 0.40 | 0.45 | 0.50 |
| L1 | 0.00 | _ | 0.10 |
| ааа | 0.10 | | |
| bbb | 0.10 | | |
| ссс | 0.10 | | |
| ddd | 0.05 | | |
| eee | 0.08 | | |
| | | | |

Table 12.1. QFN64 Package Dimensions

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.