

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | ARM® Cortex®-M4 |
| Core Size | 32-Bit Single-Core |
| Speed | 72MHz |
| Connectivity | CANbus, EBI/EMI, I²C, IrDA, LINbus, SmartCard, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT |
| Number of I/O | 95 |
| Program Memory Size | 2MB (2M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 384K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.8V |
| Data Converters | A/D 16x12b SAR; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 120-VFBGA |
| Supplier Device Package | 120-BGA (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b510f2048gl120-ar |

| | |
|---|------------|
| 9.2 BGA112 PCB Land Pattern | 241 |
| 9.3 BGA112 Package Marking | 243 |
| 10. TQFP100 Package Specifications | 244 |
| 10.1 TQFP100 Package Dimensions | 244 |
| 10.2 TQFP100 PCB Land Pattern | 246 |
| 10.3 TQFP100 Package Marking | 247 |
| 11. TQFP64 Package Specifications | 248 |
| 11.1 TQFP64 Package Dimensions | 248 |
| 11.2 TQFP64 PCB Land Pattern | 250 |
| 11.3 TQFP64 Package Marking | 251 |
| 12. QFN64 Package Specifications | 252 |
| 12.1 QFN64 Package Dimensions | 252 |
| 12.2 QFN64 PCB Land Pattern | 254 |
| 12.3 QFN64 Package Marking | 256 |
| 13. Revision History | 257 |

3.6.6 Quad-SPI Flash Controller (QSPI)

The QSPI provides access to a wide range of flash devices with wide I/O busses. The I/O and clocking configuration is flexible and supports many types of devices. Up to 8-bit wide interfaces are supported. The QSPI handles opcodes, status flag polling, and timing configuration automatically.

The external flash memory is mapped directly to internal memory to allow random access to any word in the flash and direct code execution. An integrated instruction cache minimizes latency and allows efficient code execution. Execute in Place (XIP) is supported for devices with this feature.

Large data chunks can be transferred with DMA as efficiently as possible with high throughput and minimal bus load, utilizing an integrated 1 kB SRAM FIFO.

3.6.7 SDIO Host Controller (SDIO)

The SDIO is an SD3.01 / SDIO3.0 / eMMC4.51-compliant Host Controller interface for transferring data to and from SD/MMC/SDIO devices. The module conforms to the SD Host Controller Standard Specification Version 3.00. The Host Controller handles SDIO/SD/MMC Protocol at the transmission level, packing data, adding cyclic redundancy check (CRC), Start/End bits, and checking for transaction format correctness.

3.6.8 Universal Serial Bus (USB)

The USB is a full-speed/low-speed USB 2.0 compliant host/device controller. The USB can be used in device and host-only configurations, while a clock recovery mechanism allows crystal-less operation in device mode. The USB block supports both full speed (12 MBit/s) and low speed (1.5 MBit/s) operation. When operating as a device, a special Low Energy Mode ensures the current consumption is optimized, enabling USB communications on a strict power budget. The USB device includes an internal dedicated Descriptor-Based Scatter/Gather DMA and supports up to 6 OUT endpoints and 6 IN endpoints, in addition to endpoint 0. The on-chip PHY includes internal pull-up and pull-down resistors, as well as voltage comparators for monitoring the VBUS voltage and A/B device identification using the ID line.

3.6.9 Ethernet (ETH)

The Ethernet peripheral is compliant with IEEE 802.3-2002 for Ethernet MAC. It supports 802.1AS and IEEE 1588 precision clock synchronization protocol, as well as 802.3az Energy Efficient Ethernet. The ETH supports a wide variety of frame formats and standard operating modes such as MII/RMII. Direct Memory Access (DMA) support makes it possible to transmit and receive large frames at high data rates with minimal CPU overhead. The Ethernet peripheral supports 10 Mbps and 100 Mbps operation, and includes a total of 8 kB of dedicated dual-port RAM FIFO (4 kB for TX and 4 kB for RX).

3.6.10 Controller Area Network (CAN)

The CAN peripheral provides support for communication at up to 1 Mbps over CAN protocol version 2.0 part A and B. It includes 32 message objects with independent identifier masks and retains message RAM in EM2. Automatic retransmission may be disabled in order to support Time Triggered CAN applications.

3.6.11 Peripheral Reflex System (PRS)

The Peripheral Reflex System provides a communication network between different peripheral modules without software involvement. Peripheral modules producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals which in turn perform actions in response. Edge triggers and other functionality such as simple logic operations (AND, OR, NOT) can be applied by the PRS to the signals. The PRS allows peripheral to act autonomously without waking the MCU core, saving power.

3.6.12 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface LESENSE™ is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators, ADC, and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable finite state machine which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

4.1.8 Wake Up Times**Table 4.10. Wake Up Times**

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit | |
|---|----------------------|---|-----|------|-----|------------|--|
| Wake up time from EM1 | t _{EM1_WU} | | — | 3 | — | AHB Clocks | |
| Wake up from EM2 | t _{EM2_WU} | Code execution from flash | — | 11.8 | — | μs | |
| | | Code execution from RAM | — | 4.1 | — | μs | |
| Wake up from EM3 | t _{EM3_WU} | Code execution from flash | — | 11.8 | — | μs | |
| | | Code execution from RAM | — | 4.1 | — | μs | |
| Wake up from EM4H ¹ | t _{EM4H_WU} | Executing from flash | — | 94 | — | μs | |
| Wake up from EM4S ¹ | t _{EM4S_WU} | Executing from flash | — | 294 | — | μs | |
| Time from release of reset source to first instruction execution | t _{RESET} | Soft Pin Reset released | — | 55 | — | μs | |
| | | Any other reset released | — | 359 | — | μs | |
| Power mode scaling time | t _{SCALE} | VSCALE0 to VSCALE2, HFCLK = 19 MHz ^{4 2} | — | 31.8 | — | μs | |
| | | VSCALE2 to VSCALE0, HFCLK = 19 MHz ³ | — | 4.3 | — | μs | |
| Note: | | | | | | | |
| 1. Time from wake up request until first instruction is executed. Wakeup results in device reset. | | | | | | | |
| 2. VSCALE0 to VSCALE2 voltage change transitions occur at a rate of 10 mV/μs for approximately 20 μs. During this transition, peak currents will be dependent on the value of the DECOUPLE output capacitor, from 35 mA (with a 1 μF capacitor) to 70 mA (with a 2.7 μF capacitor). | | | | | | | |
| 3. Scaling down from VSCALE2 to VSCALE0 requires approximately 2.8 μs + 29 HFCLKs. | | | | | | | |
| 4. Scaling up from VSCALE0 to VSCALE2 requires approximately 30.3 μs + 28 HFCLKs. | | | | | | | |

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|----------------------------|--|-----|-------|-----|--------|
| ADC clock frequency | f _{ADCCLK} | | — | — | 16 | MHz |
| Throughput rate | f _{ADC RATE} | | — | — | 1 | Msps |
| Conversion time ¹ | t _{ADCCONV} | 6 bit | — | 7 | — | cycles |
| | | 8 bit | — | 9 | — | cycles |
| | | 12 bit | — | 13 | — | cycles |
| Startup time of reference generator and ADC core | t _{ADCSTART} | WARMUPMODE ⁴ = NORMAL | — | — | 5 | μs |
| | | WARMUPMODE ⁴ = KEEPIN-STANDBY | — | — | 2 | μs |
| | | WARMUPMODE ⁴ = KEEPINSLOWACC | — | — | 1 | μs |
| SNDR at 1Msps and f _{IN} = 10kHz | SNDR _{ADC} | Internal reference ⁷ , differential measurement | TBD | 67 | — | dB |
| | | External reference ⁶ , differential measurement | — | 68 | — | dB |
| Spurious-free dynamic range (SFDR) | SFDR _{ADC} | 1 MSamples/s, 10 kHz full-scale sine wave | — | 75 | — | dB |
| Differential non-linearity (DNL) | DNL _{ADC} | 12 bit resolution, No missing codes | TBD | — | TBD | LSB |
| Integral non-linearity (INL), End point method | INL _{ADC} | 12 bit resolution | TBD | — | TBD | LSB |
| Offset error | V _{ADC OFFSETERR} | | TBD | 0 | TBD | LSB |
| Gain error in ADC | V _{ADCGAIN} | Using internal reference | — | -0.2 | TBD | % |
| | | Using external reference | — | -1 | — | % |
| Temperature sensor slope | V _{TS_SLOPE} | | — | -1.84 | — | mV/°C |

Note:

1. Derived from ADCCLK.
2. PSRR is referenced to AVDD when ANASW=0 and to DVDD when ANASW=1 in EMU_PWRCTRL.
3. In ADCn_BIASPROG register.
4. In ADCn_CNTL register.
5. The absolute voltage allowed at any ADC input is dictated by the power rail supplied to on-chip circuitry, and may be lower than the effective full scale voltage. All ADC inputs are limited to the ADC supply (AVDD or DVDD depending on EMU_PWRCTRL_ANASW). Any ADC input routed through the APOR will further be limited by the IOVDD supply to the pin.
6. External reference is 1.25 V applied externally to ADCnEXTREFP, with the selection CONF in the SINGLECTRL_REF or SCANCTRL_REF register field and VREFP in the SINGLECTRLX_VREFSEL or SCANCTRLX_VREFSEL field. The differential input range with this configuration is ± 1.25 V.
7. Internal reference option used corresponds to selection 2V5 in the SINGLECTRL_REF or SCANCTRL_REF register field. The differential input range with this configuration is ± 1.25 V. Typical value is characterized using full-scale sine wave input. Minimum value is production-tested using sine wave input at 1.5 dB lower than full scale.

4.1.17 Current Digital to Analog Converter (IDAC)

Table 4.25. Current Digital to Analog Converter (IDAC)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|--------------------------|---|------|------|-----|--------|
| Number of ranges | N _{IDAC_RANGES} | | — | 4 | — | ranges |
| Output current | I _{IDAC_OUT} | RANGSEL ¹ = RANGE0 | 0.05 | — | 1.6 | μA |
| | | RANGSEL ¹ = RANGE1 | 1.6 | — | 4.7 | μA |
| | | RANGSEL ¹ = RANGE2 | 0.5 | — | 16 | μA |
| | | RANGSEL ¹ = RANGE3 | 2 | — | 64 | μA |
| Linear steps within each range | N _{IDAC_STEPS} | | — | 32 | — | steps |
| Step size | SS _{IDAC} | RANGSEL ¹ = RANGE0 | — | 50 | — | nA |
| | | RANGSEL ¹ = RANGE1 | — | 100 | — | nA |
| | | RANGSEL ¹ = RANGE2 | — | 500 | — | nA |
| | | RANGSEL ¹ = RANGE3 | — | 2 | — | μA |
| Total accuracy, STEPSEL ¹ = 0x10 | ACC _{IDAC} | EM0 or EM1, AVDD=3.3 V, T = 25 °C | TBD | — | TBD | % |
| | | EM0 or EM1, Across operating temperature range | TBD | — | TBD | % |
| | | EM2 or EM3, Source mode, RANGSEL ¹ = RANGE0, AVDD=3.3 V, T = 25 °C | — | -2.7 | — | % |
| | | EM2 or EM3, Source mode, RANGSEL ¹ = RANGE1, AVDD=3.3 V, T = 25 °C | — | -2.5 | — | % |
| | | EM2 or EM3, Source mode, RANGSEL ¹ = RANGE2, AVDD=3.3 V, T = 25 °C | — | -1.5 | — | % |
| | | EM2 or EM3, Source mode, RANGSEL ¹ = RANGE3, AVDD=3.3 V, T = 25 °C | — | -1.0 | — | % |
| | | EM2 or EM3, Sink mode, RANGSEL ¹ = RANGE0, AVDD=3.3 V, T = 25 °C | — | -1.1 | — | % |
| | | EM2 or EM3, Sink mode, RANGSEL ¹ = RANGE1, AVDD=3.3 V, T = 25 °C | — | -1.1 | — | % |
| | | EM2 or EM3, Sink mode, RANGSEL ¹ = RANGE2, AVDD=3.3 V, T = 25 °C | — | -0.9 | — | % |
| | | EM2 or EM3, Sink mode, RANGSEL ¹ = RANGE3, AVDD=3.3 V, T = 25 °C | — | -0.9 | — | % |

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|--------------------|--|-----|------|-----|------|
| Start up time | t_{IDAC_SU} | Output within 1% of steady state value | — | 5 | — | μs |
| Settling time, (output settled within 1% of steady state value), | t_{IDAC_SETTLE} | Range setting is changed | — | 5 | — | μs |
| | | Step value is changed | — | 1 | — | μs |
| Current consumption ² | I_{IDAC} | EM0 or EM1 Source mode, excluding output current, Across operating temperature range | — | 11 | TBD | μA |
| | | EM0 or EM1 Sink mode, excluding output current, Across operating temperature range | — | 13 | TBD | μA |
| | | EM2 or EM3 Source mode, excluding output current, $T = 25^{\circ}\text{C}$ | — | 0.05 | — | μA |
| | | EM2 or EM3 Sink mode, excluding output current, $T = 25^{\circ}\text{C}$ | — | 0.07 | — | μA |
| | | EM2 or EM3 Source mode, excluding output current, $T \geq 85^{\circ}\text{C}$ | — | 11 | — | μA |
| | | EM2 or EM3 Sink mode, excluding output current, $T \geq 85^{\circ}\text{C}$ | — | 13 | — | μA |
| Output voltage compliance in source mode, source current change relative to current sourced at 0 V | I_{COMP_SRC} | RANGESEL1=0, output voltage = min($V_{IOVDD}, V_{AVDD}^2 - 100\text{ mV}$) | — | 0.11 | — | % |
| | | RANGESEL1=1, output voltage = min($V_{IOVDD}, V_{AVDD}^2 - 100\text{ mV}$) | — | 0.06 | — | % |
| | | RANGESEL1=2, output voltage = min($V_{IOVDD}, V_{AVDD}^2 - 150\text{ mV}$) | — | 0.04 | — | % |
| | | RANGESEL1=3, output voltage = min($V_{IOVDD}, V_{AVDD}^2 - 250\text{ mV}$) | — | 0.03 | — | % |
| Output voltage compliance in sink mode, sink current change relative to current sunk at IOVDD | I_{COMP_SINK} | RANGESEL1=0, output voltage = 100 mV | — | 0.29 | — | % |
| | | RANGESEL1=1, output voltage = 100 mV | — | 0.27 | — | % |
| | | RANGESEL1=2, output voltage = 150 mV | — | 0.12 | — | % |
| | | RANGESEL1=3, output voltage = 250 mV | — | 0.03 | — | % |

Note:

1. In IDAC_CURPROG register.
2. The IDAC is supplied by either AVDD, DVDD, or IOVDD based on the setting of ANASW in the EMU_PWRCTRL register and PWRSEL in the IDAC_CTRL register. Setting PWRSEL to 1 selects IOVDD. With PWRSEL cleared to 0, ANASW selects between AVDD (0) and DVDD (1).

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|-----------------|---|-----|------|-----|--------|
| Supply current, continuous conversions, WARMUP-MODE=KEEPSENWARM | I_CSEN_ACTIVE | SAR or Delta Modulation conversions of 33 pF capacitor, CS0CG=0 (Gain = 10x), always on | — | 90.5 | — | µA |
| HFPERCLK supply current | I_CSEN_HFPERCLK | Current contribution from HFPERCLK when clock to CSEN block is enabled. | — | 2.25 | — | µA/MHz |
| Note: | | | | | | |
| 1. Current is specified with a total external capacitance of 33 pF per channel. Average current is dependent on how long the module is actively sampling channels within the scan period, and scales with the number of samples acquired. Supply current for a specific application can be estimated by multiplying the current per sample by the total number of samples per period (total_current = single_sample_current * (number_of_channels * accumulation)). | | | | | | |

EBI Read Enable Output Timing

Timing applies to both EBI_REn and EBI_NANDREn for all addressing modes and both polarities. Output timing for EBI_AD applies only to multiplexed addressing modes D8A24ALE and D16A16ALE. All numbers are based on route locations 0,1,2 only (with all EBI alternate functions using the same location at the same time). Timing is specified at 10% and 90% of IOVDD, 25 pF external loading, and slew rate for all GPIO set to 6.

Table 4.38. EBI Read Enable Output Timing

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|------------------------|----------------|--|-----|-----|------|
| Output hold time, from trailing EBI_REn / EBI_NANDREn edge to EBI_AD, EBI_A, EBI_CS _n , EBI_BL _n invalid | t _{OH_REn} | IOVDD ≥ 1.62 V | -23 + (RDHOLD * t _{HFCOR-ECLK}) | — | — | ns |
| | | IOVDD ≥ 3.0 V | -13 + (RDHOLD * t _{HFCOR-ECLK}) | — | — | ns |
| Output setup time, from EBI_AD, EBI_A, EBI_CS _n , EBI_BL _n valid to leading EBI_REn / EBI_NANDREn edge ¹ | t _{OSU_REn} | IOVDD ≥ 1.62 V | -12 + (RDSETUP * t _{HFCOR-ECLK}) | — | — | ns |
| | | IOVDD ≥ 3.0 V | -11 + (RDSETUP * t _{HFCOR-ECLK}) | — | — | ns |
| EBI_REn pulse width ^{1,2} | t _{WIDTH_REn} | IOVDD ≥ 1.62 V | -6 + (MAX(1, RDSTRB) * t _{HFCOR-ECLK}) | — | — | ns |
| | | IOVDD ≥ 3.0 V | -4 + (MAX(1, RDSTRB) * t _{HFCOR-ECLK}) | — | — | ns |

Note:


1. The figure shows the timing for the case that the half strobe length functionality is not used, i.e. HALFRE=0. The leading edge of EBI_REn can be moved to the right by setting HALFRE=1. This decreases the length of t_{WIDTH_REn} and increases the length of t_{OSU_REn} by 1/2 * t_{HFCLKNODIV}.
2. When page mode is used, RDSTRB is replaced by RDPA for page hits.

EBI Read Enable Timing Requirements

Timing applies to both EBI_REn and EBI_NANDREn for all addressing modes and both polarities. All numbers are based on route locations 0,1,2 only (with all EBI alternate functions using the same location at the same time). Timing is specified at 10% and 90% of IOVDD, 25 pF external loading, and slew rate for all GPIO set to 6.

Table 4.40. EBI Read Enable Timing Requirements

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|---------------|----------------------------|-----|-----|-----|------|
| Setup time, from EBI_AD valid to trailing EBI_REn edge | t_{SU_REn} | IOVDD $\geq 1.62\text{ V}$ | 55 | — | — | ns |
| | | IOVDD $\geq 3.0\text{ V}$ | 36 | — | — | ns |
| Hold time, from trailing EBI_REn edge to EBI_AD invalid | t_{H_REn} | IOVDD $\geq 1.62\text{ V}$ | -9 | — | — | ns |

**Figure 4.7. EBI Read Enable Timing Requirements**

SDIO MMC DDR Mode Timing at 3.0 V

Timing is specified for route location 0 at 3.0 V IOVDD with voltage scaling disabled. Slew rate for SD_CLK set to 7, all other GPIO set to 6, DRIVESTRENGTH = STRONG for all pins. SDIO_CTRL_TXDLYMUXSEL = 1. Loading between 5 and 10 pF on all pins or between 10 and 25 pF on all pins.

Table 4.53. SDIO MMC DDR Mode Timing (Location 0, 3V I/O)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|---------------------|-----------------------------------|------|------|-----|------|
| Clock frequency during data transfer | F _{SD_CLK} | Using HFRCO, AUXHFRCO, or USHFRCO | — | — | 20 | MHz |
| | | Using HFXO | — | — | TBD | MHz |
| Clock low time | t _{WL} | Using HFRCO, AUXHFRCO, or USHFRCO | 22.6 | — | — | ns |
| | | Using HFXO | TBD | — | — | ns |
| Clock high time | t _{WH} | Using HFRCO, AUXHFRCO, or USHFRCO | 22.6 | — | — | ns |
| | | Using HFXO | TBD | — | — | ns |
| Clock rise time | t _R | | 1.13 | 2.37 | — | ns |
| Clock fall time | t _F | | 1.01 | 2.02 | — | ns |
| Input setup time, CMD valid to SD_CLK | t _{ISU} | | 5.3 | — | — | ns |
| Input hold time, SD_CLK to CMD change | t _{IH} | | 2.5 | — | — | ns |
| Output delay time, SD_CLK to CMD valid | t _{ODLY} | | 0 | — | 16 | ns |
| Output hold time, SD_CLK to CMD change | t _{OH} | | 3 | — | — | ns |
| Input setup time, DAT[0:7] valid to SD_CLK | t _{ISU2X} | | 5.3 | — | — | ns |
| Input hold time, SD_CLK to DAT[0:7] change | t _{IH2X} | | 2.5 | — | — | ns |
| Output delay time, SD_CLK to DAT[0:7] valid | t _{ODLY2X} | | 0 | — | 16 | ns |
| Output hold time, SD_CLK to DAT[0:7] change | t _{OH2X} | | 3 | — | — | ns |

4.1.28.2 QSPI DDR Mode

QSPI DDR Mode Timing (Location 0)

Timing is specified with voltage scaling disabled, PHY-mode, route location 0 only, TX DLL = 35, RX DLL = 70, 20-25 pF loading per GPIO, and slew rate for all GPIO set to 6, DRIVESTRENGTH = STRONG.

Table 4.56. QSPI DDR Mode Timing (Location 0)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|------------------|-----------------|--------------------------|---------------------------------------|-----|-----------|------|
| Half SCLK period | T/2 | HFXO | (1/F _{SCLK}) * 0.4 - 0.4 | — | — | ns |
| | | HFRCO, AUXHFRCO, USHFRCO | (1/F _{SCLK}) * 0.44 | — | — | ns |
| Output valid | t _{ov} | | — | — | T/2 - 5.0 | ns |
| Output hold | t _{OH} | | T/2 - 39.4 | — | — | ns |
| Input setup | t _{SU} | | 33.1 | — | — | ns |
| Input hold | t _H | | -0.9 | — | — | ns |

| Alternate | LOCATION | | |
|---------------|----------|-------|--|
| Functionality | 0 - 3 | 4 - 7 | Description |
| LCD_BEXT | 0: PA14 | | <p>LCD external supply bypass in step down or charge pump mode. If using the LCD in step-down or charge pump mode, a 1 uF (minimum) capacitor between this pin and VSS is required.</p> <p>To reduce supply ripple, a larger capacitor of approximately 1000 times the total LCD segment capacitance may be used.</p> <p>If using the LCD with the internal supply source, this pin may be left unconnected or used as a GPIO.</p> |
| LCD_COM0 | 0: PE4 | | LCD driver common line number 0. |
| LCD_COM1 | 0: PE5 | | LCD driver common line number 1. |
| LCD_COM2 | 0: PE6 | | LCD driver common line number 2. |
| LCD_COM3 | 0: PE7 | | LCD driver common line number 3. |
| LCD_SEG0 | 0: PF2 | | LCD segment line 0. |
| LCD_SEG1 | 0: PF3 | | LCD segment line 1. |
| LCD_SEG2 | 0: PF4 | | LCD segment line 2. |
| LCD_SEG3 | 0: PF5 | | LCD segment line 3. |
| LCD_SEG4 | 0: PE8 | | LCD segment line 4. |
| LCD_SEG5 | 0: PE9 | | LCD segment line 5. |
| LCD_SEG6 | 0: PE10 | | LCD segment line 6. |

| Alternate | LOCATION | | |
|---------------|----------|-------|----------------------|
| Functionality | 0 - 3 | 4 - 7 | Description |
| LCD_SEG7 | 0: PE11 | | LCD segment line 7. |
| LCD_SEG8 | 0: PE12 | | LCD segment line 8. |
| LCD_SEG9 | 0: PE13 | | LCD segment line 9. |
| LCD_SEG10 | 0: PE14 | | LCD segment line 10. |
| LCD_SEG11 | 0: PE15 | | LCD segment line 11. |
| LCD_SEG12 | 0: PA15 | | LCD segment line 12. |
| LCD_SEG13 | 0: PA0 | | LCD segment line 13. |
| LCD_SEG14 | 0: PA1 | | LCD segment line 14. |
| LCD_SEG15 | 0: PA2 | | LCD segment line 15. |
| LCD_SEG16 | 0: PA3 | | LCD segment line 16. |
| LCD_SEG17 | 0: PA4 | | LCD segment line 17. |
| LCD_SEG18 | 0: PA5 | | LCD segment line 18. |
| LCD_SEG19 | 0: PA6 | | LCD segment line 19. |

Table 5.23. ACMP0 Bus and Pin Mapping

| | APORT4Y | APORT4X | APORT3Y | APORT3X | APORT2Y | APORT2X | APORT1Y | APORT1X | APORT0Y | APORT0X | Port |
|-------|---------|---------|---------|---------|---------|---------|---------|---------|-----------|-----------|------|
| BUSDY | BUSDX | BUSCY | BUSCX | BUSBY | BUSBX | BUSAY | BUSAX | BUSAY | BUSACMP0Y | BUSACMP0X | Bus |
| PF15 | PF15 | | | | PB15 | | | | | | CH31 |
| PF14 | | PF14 | | PF14 | | | PB14 | | | | CH30 |
| PF13 | PF13 | | | | PB13 | PB13 | | | | | CH29 |
| PF12 | | PF12 | | PF12 | | | PB12 | | | | CH28 |
| PF11 | PF11 | | | | PB11 | PB11 | | | | | CH27 |
| PF10 | | PF10 | | PF10 | | | PB10 | PB10 | | | CH26 |
| PF9 | PF9 | | | | PB9 | PB9 | | | | | CH25 |
| PF8 | | PF8 | | | | | | | | | CH24 |
| PF7 | PF7 | | | | | | | | | | CH23 |
| PF6 | | PF6 | | PF6 | PB6 | | PB6 | | | | CH22 |
| PF5 | PF5 | | | | PB5 | PB5 | PB5 | | | | CH21 |
| PF4 | | PF4 | | PF4 | PB4 | | PB4 | | | | CH20 |
| PF3 | PF3 | | | | PB3 | PB3 | PB3 | | | | CH19 |
| PF2 | | PF2 | | PF2 | PB2 | | PB2 | | | | CH18 |
| PF1 | PF1 | | | | PB1 | PB1 | PB1 | | | | CH17 |
| PF0 | | PF0 | | PF0 | PB0 | | PB0 | | | | CH16 |
| PE15 | PE15 | | | | PA15 | PA15 | PA15 | | | | CH15 |
| PE14 | | PE14 | | PE14 | PA14 | | PA14 | | | | CH14 |
| PE13 | PE13 | | | | PA13 | PA13 | PA13 | | | | CH13 |
| PE12 | | PE12 | | PE12 | PA12 | | PA12 | | | | CH12 |
| PE11 | PE11 | | | | PA11 | PA11 | PA11 | | | | CH11 |
| PE10 | | PE10 | | PE10 | PA10 | | PA10 | | | | CH10 |
| PE9 | PE9 | | | | PA9 | PA9 | PA9 | | | | CH9 |
| PE8 | | PE8 | | PE8 | PA8 | | PA8 | | | | CH8 |
| PE7 | PE7 | | | | PA7 | PA7 | PA7 | | | | CH7 |
| PE6 | | PE6 | | PE6 | PA6 | | PA6 | PA6 | PC6 | PC6 | CH6 |
| PE5 | PE5 | | | | PA5 | PA5 | PA5 | PA5 | PC5 | PC5 | CH5 |
| PE4 | | PE4 | | PE4 | PA4 | | PA4 | PA4 | PC4 | PC4 | CH4 |
| | | | | | PA3 | PA3 | PA3 | PA3 | PC3 | PC3 | CH3 |
| | | | | | PA2 | | PA2 | PA2 | PC2 | PC2 | CH2 |
| PE1 | PE1 | | | | PA1 | PA1 | PA1 | PA1 | PC1 | PC1 | CH1 |
| PE0 | | PE0 | | PE0 | PA0 | | PA0 | PA0 | PC0 | PC0 | CH0 |

Table 5.27. ADC0 Bus and Pin Mapping

| APORT4Y | APORT4X | APORT3Y | APORT3X | APORT2Y | APORT2X | APORT1Y | APORT1X | APORT0Y | APORT0X | Port |
|---------|---------|---------|---------|---------|---------|---------|---------|----------|----------|------|
| BUSDY | BUSDX | BUSCY | BUSCX | BUSBY | BUSBX | BUSA Y | BUSA X | BUSADC0Y | BUSADC0X | Bus |
| PF15 | PF15 | | | PF15 | PB15 | | | | | CH31 |
| PF14 | PF13 | PF13 | | PF14 | PB14 | | PB14 | | | CH30 |
| PF12 | PF11 | PF11 | | PF12 | PB12 | | PB12 | | | CH29 |
| PF10 | PF9 | PF9 | | PF10 | PB10 | | PB11 | | | CH28 |
| PF8 | PF7 | PF7 | | PF8 | | | PB9 | PB9 | | CH27 |
| PF6 | PF5 | PF5 | | PF6 | PB6 | | PB6 | | | CH26 |
| PF4 | PF3 | PF3 | | PF4 | PB4 | | PB5 | PB5 | | CH25 |
| PF2 | PF1 | PF1 | | PF2 | PB2 | | PB3 | PB3 | | CH24 |
| PF0 | PE15 | PE15 | | PF0 | PB0 | | PB1 | PB1 | | CH23 |
| PE14 | PE13 | PE13 | | PE14 | PA14 | | PA15 | PA15 | | CH22 |
| PE12 | PE11 | PE11 | | PE12 | PA12 | | PA13 | PA13 | | CH21 |
| PE10 | PE9 | PE9 | | PE10 | PA10 | | PA11 | PA11 | | CH20 |
| PE8 | PE7 | PE7 | | PE8 | PA8 | | PA9 | PA9 | | CH19 |
| PE6 | PE5 | PE5 | | PE6 | PA6 | | PA7 | PA7 | | CH18 |
| PE4 | | | | PE4 | PA4 | | PA5 | PA5 | | CH17 |
| | | | | | | | PA12 | PA12 | | CH16 |
| | | | | | | | PA13 | PA13 | | CH15 |
| | | | | | | | PA14 | PA14 | | CH14 |
| | | | | | | | PA11 | PA11 | | CH13 |
| | | | | | | | PA10 | PA10 | | CH12 |
| | | | | | | | PA9 | PA9 | | CH11 |
| | | | | | | | PA8 | PA8 | | CH10 |
| | | | | | | | PA7 | PA7 | | CH9 |
| | | | | | | | PD7 | PD7 | | CH8 |
| | | | | | | | PD6 | PD6 | | CH7 |
| | | | | | | | PD5 | PD5 | | CH6 |
| | | | | | | | PD4 | PD4 | | CH5 |
| | | | | | | | PD3 | PD3 | | CH4 |
| | | | | | | | PD2 | PD2 | | CH3 |
| | | | | | | | PD1 | PD1 | | CH2 |
| | | | | | | | PD0 | PD0 | | CH1 |
| | | | | | | | PA0 | PA0 | | CH0 |

Table 5.28. ADC1 Bus and Pin Mapping

| | | | | | | | | | | |
|---------|---------|---------|---------|---------|---------|---------|---------|----------|----------|------|
| APORT4Y | APORT4X | APORT3Y | APORT3X | APORT2Y | APORT2X | APORT1Y | APORT1X | APORT0Y | APORT0X | Port |
| BUSDY | BUSDX | BUSCY | BUSCX | BUSBY | BUSBX | BUSA Y | BUSA X | BUSADC1Y | BUSADC1X | Bus |
| PF15 | PF15 | | | PF14 | PF14 | PB15 | PB15 | | | CH31 |
| PF14 | PF13 | PF13 | | PF12 | PF12 | PB13 | PB13 | PB14 | | CH30 |
| PF12 | PF11 | PF11 | | PF10 | PF10 | PB11 | PB11 | | | CH29 |
| PF10 | PF9 | PF9 | | PF8 | PF8 | PB10 | PB10 | | | CH28 |
| PF8 | PF7 | PF7 | | PF6 | PF6 | PB9 | PB9 | | | CH27 |
| PF6 | PF5 | PF5 | | PF4 | PF4 | PB6 | PB6 | PB7 | | CH26 |
| PF4 | PF3 | PF3 | | PF2 | PF2 | PB5 | PB5 | PB6 | | CH25 |
| PF2 | PF1 | PF1 | | PF0 | PF0 | PB4 | PB4 | PB5 | | CH24 |
| PF0 | PE15 | PE15 | | PE14 | PE14 | PB3 | PB3 | PB4 | | CH23 |
| PE14 | PE13 | PE13 | | PE12 | PE12 | PB2 | PB2 | PB3 | | CH22 |
| PE12 | PE11 | PE11 | | PE10 | PE10 | PB1 | PB1 | PB2 | | CH21 |
| PE10 | PE9 | PE9 | | PE8 | PE8 | PA15 | PA15 | PA16 | | CH20 |
| PE8 | PE7 | PE7 | | PE6 | PE6 | PA14 | PA14 | PA15 | | CH19 |
| PE6 | PE5 | PE5 | | PE4 | PE4 | PA13 | PA13 | PA14 | | CH18 |
| PE4 | | | | | | PA12 | PA12 | PA13 | | CH17 |
| | | | | | | PA11 | PA11 | PA12 | | CH16 |
| | | | | | | PA10 | PA10 | PA11 | | CH15 |
| | | | | | | PA9 | PA9 | PA10 | | CH14 |
| | | | | | | PA8 | PA8 | PA9 | | CH13 |
| | | | | | | PA7 | PA7 | PA8 | | CH12 |
| | | | | | | PA6 | PA6 | PA7 | | CH11 |
| | | | | | | PA5 | PA5 | PA6 | | CH10 |
| | | | | | | PA4 | PA4 | PA5 | | CH9 |
| | | | | | | PA3 | PA3 | PA4 | | CH8 |
| | | | | | | PA2 | PA2 | PA3 | | CH7 |
| | | | | | | PA1 | PA1 | PA2 | | CH6 |
| | | | | | | PA0 | PA0 | PA1 | | CH5 |
| | | | | | | | | PA0 | | CH4 |
| | | | | | | | | | | CH3 |
| | | | | | | | | | | CH2 |
| | | | | | | | | | | CH1 |
| | | | | | | | | | | CH0 |

Table 5.31. VDAC0 / OPA Bus and Pin Mapping

6.2 BGA192 PCB Land Pattern




Figure 6.2. BGA192 PCB Land Pattern Drawing

Table 7.1. BGA152 Package Dimensions

| Dimension | Min | Typ | Max |
|------------------|------------|------------|------------|
| A | 0.78 | 0.84 | 0.90 |
| A1 | 0.13 | 0.18 | 0.23 |
| A3 | 0.16 | 0.20 | 0.24 |
| A2 | | 0.45 REF | |
| D | | 8.00 BSC | |
| e | | 0.50 BSC | |
| E | | 8.00 BSC | |
| D1 | | 6.50 BSC | |
| E1 | | 6.50 BSC | |
| b | 0.20 | 0.25 | 0.30 |
| aaa | | 0.10 | |
| bbb | | 0.10 | |
| ddd | | 0.08 | |
| eee | | 0.15 | |
| fff | | 0.05 | |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

11. TQFP64 Package Specifications

11.1 TQFP64 Package Dimensions




Figure 11.1. TQFP64 Package Drawing