

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XF

Product Status	Obsolete
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, IrDA, LINbus, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 16x12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b510f2048gm64-a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5.	Pin Definitions	115
	5.1 EFM32GG11B8xx in BGA192 Device Pinout	.115
	5.2 EFM32GG11B8xx in BGA152 Device Pinout	.119
	5.3 EFM32GG11B8xx in BGA120 Device Pinout	.123
	5.4 EFM32GG11B5xx in BGA120 Device Pinout	.126
	5.5 EFM32GG11B4xx in BGA120 Device Pinout	129
	5.6 EFM32GG11B4xx in BGA112 Device Pinout	.132
	5.7 EFM32GG11B3xx in BGA112 Device Pinout	.135
	5.8 EFM32GG11B8xx in QFP100 Device Pinout	138
	5.9 EFM32GG11B5xx in QFP100 Device Pinout	141
	5.10 EFM32GG11B4xx in QFP100 Device Pinout	144
	5.11 EFM32GG11B3xx in QFP100 Device Pinout	147
	5.12 EFM32GG11B8xx in QFP64 Device Pinout	150
	5.13 EFM32GG11B5xx in QFP64 Device Pinout	152
	5.14 EFM32GG11B4xx in QFP64 Device Pinout	154
	5.15 EFM32GG11B1xx in QFP64 Device Pinout	156
	5.16 EFM32GG11B8xx in QFN64 Device Pinout	158
	5.17 EFM32GG11B5xx in QFN64 Device Pinout	.160
	5.18 EFM32GG11B4xx in QFN64 Device Pinout	.162
	5.19 EFM32GG11B1xx in QFN64 Device Pinout	164
	5.20 GPIO Functionality Table	166
	5.21 Alternate Functionality Overview	178
	5.22 Analog Port (APORT) Client Maps	211
6.	BGA192 Package Specifications	224
	6.1 BGA192 Package Dimensions	.224
	6.2 BGA192 PCB Land Pattern	226
	6.3 BGA192 Package Marking	228
7.	BGA152 Package Specifications	229
	7.1 BGA152 Package Dimensions	.229
	7.2 BGA152 PCB Land Pattern	231
	7.3 BGA152 Package Marking	233
8.	BGA120 Package Specifications	234
	8.1 BGA120 Package Dimensions	.234
		236
		238
9.	BGA112 Package Specifications	239
		.239

### 4.1.1 Absolute Maximum Ratings

Stresses above those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

### Table 4.1. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Storage temperature range	T <sub>STG</sub>		-50	—	150	°C
Voltage on supply pins other than VREGI and VBUS	V <sub>DDMAX</sub>		-0.3	_	3.8	V
Voltage ramp rate on any supply pin	V <sub>DDRAMPMAX</sub>		_	_	1	V / µs
DC voltage on any GPIO pin	V <sub>DIGPIN</sub>	5V tolerant GPIO pins <sup>1 2 3</sup>	-0.3	—	Min of 5.25 and IOVDD +2	V
		LCD pins <sup>3</sup>	-0.3	_	Min of 3.8 and IOVDD +2	V
		Standard GPIO pins	-0.3	_	IOVDD+0.3	V
Total current into VDD power lines	I <sub>VDDMAX</sub>	Source	_	_	200	mA
Total current into VSS ground lines	I <sub>VSSMAX</sub>	Sink	_	_	200	mA
Current per I/O pin	I <sub>IOMAX</sub>	Sink	_	_	50	mA
		Source	_	_	50	mA
Current for all I/O pins	IIOALLMAX	Sink	_		200	mA
		Source	_	_	200	mA
Junction temperature	TJ	-G grade devices	-40	_	105	°C
		-I grade devices	-40	—	125	°C
Voltage on regulator supply pins VREGI and VBUS	V <sub>VREGI</sub>		-0.3	_	5.5	V

#### Note:

1. When a GPIO pin is routed to the analog module through the APORT, the maximum voltage = IOVDD.

 Valid for IOVDD in valid operating range or when IOVDD is undriven (high-Z). If IOVDD is connected to a low-impedance source below the valid operating range (e.g. IOVDD shorted to VSS), the pin voltage maximum is IOVDD + 0.3 V, to avoid exceeding the maximum IO current specifications.

3. To operate above the IOVDD supply rail, over-voltage tolerance must be enabled according to the GPIO\_Px\_OVTDIS register. Pins with over-voltage tolerance disabled have the same limits as Standard GPIO.

## 4.1.6 Backup Supply Domain

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Backup supply voltage range	V <sub>BU_VIN</sub>		1.8	—	3.8	V
PWRRES resistor	R <sub>PWRRES</sub>	EMU_BUCTRL_PWRRES = RES0	3400	3900	4400	Ω
		EMU_BUCTRL_PWRRES = RES1	1450	1800	2150	Ω
		EMU_BUCTRL_PWRRES = RES2	1000	1350	1700	Ω
		EMU_BUCTRL_PWRRES = RES3	525	815	1100	Ω
Output impedance between BU_VIN and BU_VOUT <sup>2</sup>	R <sub>BU_VOUT</sub>	EMU_BUCTRL_VOUTRES = STRONG	35	110	185	Ω
		EMU_BUCTRL_VOUTRES = MED	475	775	1075	Ω
		EMU_BUCTRL_VOUTRES = WEAK	5600	6500	7400	Ω
Supply current	I <sub>BU_VIN</sub>	BU_VIN not powering backup do- main	_	11	TBD	nA
		BU_VIN powering backup do- main <sup>1</sup>		550	TBD	nA

## Table 4.6. Backup Supply Domain

# Note:

1. Additional current required by backup circuitry when backup is active. Includes supply current of backup switches and backup regulator. Does not include supply current required for backed-up circuitry.

2. BU\_VOUT and BU\_STAT signals are not available in all package configurations. Check the device pinout for availability.

## 4.1.10.3 Low-Frequency RC Oscillator (LFRCO)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Oscillation frequency	f <sub>LFRCO</sub>	ENVREF <sup>2</sup> = 1	TBD	32.768	TBD	kHz
	cy f <sub>LFRCO</sub>	ENVREF <sup>2</sup> = 1, T > 85 °C	TBD	32.768	TBD	kHz
		ENVREF <sup>2</sup> = 0	TBD	32.768	TBD	kHz
Startup time	t <sub>LFRCO</sub>		_	500	_	μs
Current consumption <sup>1</sup>	I <sub>LFRCO</sub>	ENVREF = 1 in CMU_LFRCOCTRL	_	370	_	nA
		ENVREF = 0 in CMU_LFRCOCTRL	-	520		nA
Note:	1	I.	1	1	1	1

# Table 4.14. Low-Frequency RC Oscillator (LFRCO)

1. Block is supplied by AVDD if ANASW = 0, or DVDD if ANASW=1 in EMU\_PWRCTRL register.

2. In CMU\_LFRCOCTRL register.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Frequency accuracy	f <sub>HFRCO_ACC</sub>	At production calibrated frequen- cies, across supply voltage and temperature	TBD	_	TBD	%
Start-up time	t <sub>HFRCO</sub>	f <sub>HFRCO</sub> ≥ 19 MHz		300		ns
		4 < f <sub>HFRCO</sub> < 19 MHz		1	_	μs
		f <sub>HFRCO</sub> ≤ 4 MHz	_	2.5	_	μs
Maximum DPLL lock time <sup>1</sup>	t <sub>DPLL_LOCK</sub>	f <sub>REF</sub> = 32.768 kHz, f <sub>HFRCO</sub> = 39.98 MHz, N = 1219, M = 0	_	183	_	μs
Current consumption on all	I <sub>HFRCO</sub>	f <sub>HFRCO</sub> = 72 MHz	_	608	TBD	μA
supplies		f <sub>HFRCO</sub> = 64 MHz	_	545	TBD	μA
		f <sub>HFRCO</sub> = 56 MHz	_	478	TBD	μA
		f <sub>HFRCO</sub> = 48 MHz	_	413	TBD	μA
		f <sub>HFRCO</sub> = 38 MHz	_	341	TBD	μA
		f <sub>HFRCO</sub> = 32 MHz	_	286	TBD	μA
		f <sub>HFRCO</sub> = 26 MHz	—	240	TBD	μA
		f <sub>HFRCO</sub> = 19 MHz	—	191	TBD	μA
		f <sub>HFRCO</sub> = 16 MHz	_	164	TBD	μA
		f <sub>HFRCO</sub> = 13 MHz	—	143	TBD	μA
		f <sub>HFRCO</sub> = 7 MHz	_	103	TBD	μA
		f <sub>HFRCO</sub> = 4 MHz	_	42	TBD	μA
		f <sub>HFRCO</sub> = 2 MHz	_	33	TBD	μA
		f <sub>HFRCO</sub> = 1 MHz	_	28	TBD	μA
		f <sub>HFRCO</sub> = 72 MHz, DPLL enabled	_	927	TBD	μA
		f <sub>HFRCO</sub> = 40 MHz, DPLL enabled	_	526	TBD	μA
		f <sub>HFRCO</sub> = 32 MHz, DPLL enabled	_	419	TBD	μA
		f <sub>HFRCO</sub> = 16 MHz, DPLL enabled	_	233	TBD	μA
		f <sub>HFRCO</sub> = 4 MHz, DPLL enabled	_	59	TBD	μA
		f <sub>HFRCO</sub> = 1 MHz, DPLL enabled		36	TBD	μA
Coarse trim step size (% of period)	SS <sub>HFRCO_COARS</sub> E		_	0.8	_	%
Fine trim step size (% of pe- riod)	SS <sub>HFRCO_FINE</sub>		—	0.1	—	%
Period jitter	PJ <sub>HFRCO</sub>			0.2		% RMS

# Table 4.15. High-Frequency RC Oscillator (HFRCO)

# 4.1.13 Voltage Monitor (VMON)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Supply current (including I_SENSE)	I <sub>VMON</sub>	In EM0 or EM1, 1 supply moni- tored, T $\leq$ 85 °C	_	6.0	TBD	μA
		In EM0 or EM1, 4 supplies monitored, T $\leq$ 85 °C	—	14.9	TBD	μA
		In EM2, EM3 or EM4, 1 supply monitored and above threshold	—	62		nA
		In EM2, EM3 or EM4, 1 supply monitored and below threshold	—	62		nA
		In EM2, EM3 or EM4, 4 supplies monitored and all above threshold	_	99		nA
		In EM2, EM3 or EM4, 4 supplies monitored and all below threshold	—	99	_	nA
Loading of monitored supply	I <sub>SENSE</sub>	In EM0 or EM1	_	2	_	μA
		In EM2, EM3 or EM4	_	2	_	nA
Threshold range	V <sub>VMON_RANGE</sub>		1.62	_	3.4	V
Threshold step size	N <sub>VMON_STESP</sub>	Coarse	_	200		mV
		Fine	_	20	_	mV
Response time	t <sub>VMON_RES</sub>	Supply drops at 1V/µs rate	—	460	_	ns
Hysteresis	V <sub>VMON_HYST</sub>		_	26	_	mV

# Table 4.21. Voltage Monitor (VMON)

# 4.1.14 Analog to Digital Converter (ADC)

Specified at 1 Msps, ADCCLK = 16 MHz, BIASPROG = 0, GPBIASACC = 0, unless otherwise indicated.

# Table 4.22. Analog to Digital Converter (ADC)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	VRESOLUTION		6		12	Bits
Input voltage range <sup>5</sup>	V <sub>ADCIN</sub>	Single ended	_	—	V <sub>FS</sub>	V
		Differential	-V <sub>FS</sub> /2	_	V <sub>FS</sub> /2	V
Input range of external refer- ence voltage, single ended and differential	V <sub>ADCREFIN_P</sub>		1	_	V <sub>AVDD</sub>	V
Power supply rejection <sup>2</sup>	PSRR <sub>ADC</sub>	At DC	_	80	_	dB
Analog input common mode rejection ratio	CMRR <sub>ADC</sub>	At DC	—	80	-	dB
Current from all supplies, us- ing internal reference buffer.	I <sub>ADC_CONTI-</sub> NOUS_LP	1 Msps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 1 <sup>3</sup>	_	270	TBD	μA
Continous operation. WAR- MUPMODE <sup>4</sup> = KEEPADC- WARM		250 ksps / 4 MHz ADCCLK, BIA- SPROG = 6, GPBIASACC = 1 <sup>3</sup>	_	125	-	μA
		62.5 ksps / 1 MHz ADCCLK, BIA- SPROG = 15, GPBIASACC = 1 <sup>3</sup>	_	80	-	μA
Current from all supplies, us- ing internal reference buffer.	IADC_NORMAL_LP	35 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 1 <sup>3</sup>	_	45	-	μA
Duty-cycled operation. WAR- MUPMODE <sup>4</sup> = NORMAL		5 ksps / 16 MHz ADCCLK BIA- SPROG = 0, GPBIASACC = 1 <sup>3</sup>	_	8	-	μA
Current from all supplies, us- ing internal reference buffer.	I <sub>ADC_STAND-</sub> BY_LP	125 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 1 <sup>3</sup>	_	105	-	μA
Duty-cycled operation. AWARMUPMODE <sup>4</sup> = KEEP- INSTANDBY or KEEPIN- SLOWACC		35 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 1 <sup>3</sup>	_	70	-	μA
Current from all supplies, us- ing internal reference buffer.	I <sub>ADC_CONTI-</sub> NOUS_HP	1 Msps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 0 <sup>3</sup>	_	325	-	μA
Continous operation. WAR- MUPMODE <sup>4</sup> = KEEPADC- WARM		250 ksps / 4 MHz ADCCLK, BIA- SPROG = 6, GPBIASACC = 0 <sup>3</sup>	_	175	-	μA
		62.5 ksps / 1 MHz ADCCLK, BIA- SPROG = 15, GPBIASACC = 0 <sup>3</sup>	_	125	-	μA
Current from all supplies, us- ing internal reference buffer.	IADC_NORMAL_HP	35 ksps / 16 MHz ADCCLK, BIA-SPROG = 0, GPBIASACC = 0 $^3$	_	85	-	μA
Duty-cycled operation. WAR- MUPMODE <sup>4</sup> = NORMAL		5 ksps / 16 MHz ADCCLK BIA- SPROG = 0, GPBIASACC = 0 <sup>3</sup>	_	16	-	μA
Current from all supplies, us- ing internal reference buffer.	IADC_STAND- BY_HP	125 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 0 <sup>3</sup>	_	160	-	μA
Duty-cycled operation. AWARMUPMODE <sup>4</sup> = KEEP- INSTANDBY or KEEPIN- SLOWACC		35 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 0 <sup>3</sup>	—	125	-	μA
Current from HFPERCLK	IADC_CLK	HFPERCLK = 16 MHz	_	180	_	μA

# 4.1.23.3 I2C Fast-mode Plus (Fm+)<sup>1</sup>

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency <sup>2</sup>	f <sub>SCL</sub>		0	_	1000	kHz
SCL clock low time	t <sub>LOW</sub>		0.5	_		μs
SCL clock high time	t <sub>HIGH</sub>		0.26	_		μs
SDA set-up time	t <sub>SU_DAT</sub>		50	—	_	ns
SDA hold time	t <sub>HD_DAT</sub>		100	_	_	ns
Repeated START condition set-up time	t <sub>SU_STA</sub>		0.26	_		μs
(Repeated) START condition hold time	t <sub>HD_STA</sub>		0.26	_	_	μs
STOP condition set-up time	t <sub>SU_STO</sub>		0.26	_	_	μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>		0.5	—	—	μs

# Table 4.33. I2C Fast-mode Plus (Fm+)<sup>1</sup>

## Note:

1. For CLHR set to 0 or 1 in the I2Cn\_CTRL register.

2. For the minimum HFPERCLK frequency required in Fast-mode Plus, refer to the I2C chapter in the reference manual.

#### **EBI Read Enable Timing Requirements**

Timing applies to both EBI\_REn and EBI\_NANDREn for all addressing modes and both polarities. All numbers are based on route locations 0,1,2 only (with all EBI alternate functions using the same location at the same time). Timing is specified at 10% and 90% of IOVDD, 25 pF external loading, and slew rate for all GPIO set to 6.

## Table 4.40. EBI Read Enable Timing Requirements

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Setup time, from EBI_AD	t <sub>SU_REn</sub>	IOVDD ≥ 1.62 V	55	—	—	ns
valid to trailing EBI_REn edge		IOVDD ≥ 3.0 V	36	_	—	ns
Hold time, from trailing EBI_REn edge to EBI_AD in- valid	<sup>t</sup> H_REn	IOVDD ≥ 1.62 V	-9	_	_	ns



Figure 4.7. EBI Read Enable Timing Requirements

## SDIO DDR Mode Timing

Timing is specified for route location 0 at 1.8 V IOVDD with voltage scaling disabled. Slew rate for SD\_CLK set to 6, all other GPIO set to 6, DRIVESTRENGTH = STRONG for all pins. SDIO\_CTRL\_TXDLYMUXSEL = 1. Loading between 5 and 10 pF on all pins or between 10 and 30 pF on all pins.

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Clock frequency during data transfer	F <sub>SD_CLK</sub>	Using HFRCO, AUXHFRCO, or USHFRCO	_		20	MHz
		Using HFXO	_	_	TBD	MHz
Clock low time	t <sub>WL</sub>	Using HFRCO, AUXHFRCO, or USHFRCO	22.6	—	_	ns
		Using HFXO	TBD	_	_	ns
Clock high time	t <sub>WH</sub>	Using HFRCO, AUXHFRCO, or USHFRCO	22.6	_	_	ns
		Using HFXO	TBD	_	_	ns
Clock rise time	t <sub>R</sub>		1.69	6.52	_	ns
Clock fall time	t <sub>F</sub>		1.42	4.96	_	ns
Input setup time, CMD valid to SD_CLK	t <sub>ISU</sub>		6		_	ns
Input hold time, SD_CLK to CMD change	t <sub>IH</sub>		1.8		_	ns
Output delay time, SD_CLK to CMD valid	t <sub>ODLY</sub>		0		16	ns
Output hold time, SD_CLK to CMD change	t <sub>OH</sub>		0.8	_	_	ns
Input setup time, DAT[0:3] valid to SD_CLK	t <sub>ISU2X</sub>		6	_	_	ns
Input hold time, SD_CLK to DAT[0:3] change	t <sub>IH2X</sub>		1.5	_	_	ns
Output delay time, SD_CLK to DAT[0:3] valid	t <sub>ODLY2X</sub>		0	_	16	ns
Output hold time, SD_CLK to DAT[0:3] change	t <sub>OH2X</sub>		0.8		—	ns

## Table 4.49. SDIO DS Mode Timing (Location 0)

# **QSPI DDR Mode Timing (Locations 1, 2)**

Timing is specified with voltage scaling disabled, PHY-mode, route locations other than 0, TX DLL = 53, RX DLL = 88, 20-25 pF loading per GPIO, and slew rate for all GPIO set to 6, DRIVESTRENGTH = STRONG.

Table 4.57.	QSPI DDR	R Mode	Timing	(Locations	1, 2)
-------------	----------	--------	--------	------------	-------

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Half SCLK period	T/2	HFXO	(1/F <sub>SCLK</sub> ) * 0.4 - 0.4	_	_	ns
		HFRCO, AUXHFRCO, USHFRCO	(1/F <sub>SCLK</sub> ) * 0.44	_		ns
Output valid	t <sub>OV</sub>		_	_	T/2 - 6.6	ns
Output hold	t <sub>OH</sub>		T/2 - 52.2	—	_	ns
Input setup	t <sub>SU</sub>		44.8	_	_	ns
Input hold	t <sub>H</sub>		-2.4	_	_	ns





Figure 4.22. QSPI DDR Timing Diagrams

### **QSPI DDR Flash Timing Example**

This example uses timing values for location 0 (DDR mode) to demonstrate the calculation of allowable flash timing using the QSPI in DDR mode.

- Using a configured SCLK frequency (F<sub>SCLK</sub>) of 8 MHz from the HFXO clock source:
- The resulting minimum half-period, T/2(min) = (1/F<sub>SCLK</sub>) \* 0.4 0.4 = 49.6 ns.
- Flash will see a minimum setup time of  $T/2 t_{OV} = T/2 (T/2 5.0) = 5.0$  ns.
- Flash will see a minimum hold time of  $t_{OH} = T/2 39.4 = 49.6 39.4 = 10.2$  ns.
- Flash can have a maximum output valid time of  $T/2 t_{SU} = T/2 33.1 = 49.6 33.1 = 16.5$  ns.
- Flash can have a minimum output hold time of t<sub>H</sub> = 0.9 ns.

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PF11	A13	GPIO (5V)	PA15	B1	GPIO
PE13	B2	GPIO	PE11	B3	GPIO
PE8	B4	GPIO	PD12	B5	GPIO
PD10	B6	GPIO	PF8	B7	GPIO
PF6	B8	GPIO	PF13	B9	GPIO (5V)
PF4	B10	GPIO	PF3	B11	GPIO
NC	B12	No Connect.	PF10	B13	GPIO (5V)
PA1	C1	GPIO	PA0	C2	GPIO
PE10	C3	GPIO	PD13	C4	GPIO (5V)
VSS	C5 C8 H3 J3 K11 L12 L15	Ground	IOVDD1	C6	Digital IO power supply 1.
PF9	C7	GPIO	IOVDD0	C9 J11 K3 L11 L16	Digital IO power supply 0.
PF2	C10	GPIO	PF1	C11	GPIO (5V)
PC14	C12	GPIO (5V)	PC15	C13	GPIO (5V)
PA3	D1	GPIO	PA2	D2	GPIO
PB15	D3	GPIO (5V)	PF0	D11	GPIO (5V)
PC12	D12	GPIO (5V)	PC13	D13	GPIO (5V)
PA6	E1	GPIO	PA5	E2	GPIO
PA4	E3	GPIO	PC9	E11	GPIO (5V)
PC10	E12	GPIO (5V)	PC11	E13	GPIO (5V)
PB0	F1	GPIO	PB1	F2	GPIO
PB2	F3	GPIO	PE6	F11	GPIO
PE7	F12	GPIO	PC8	F13	GPIO (5V)
PB3	G1	GPIO	PB4	G2	GPIO
IOVDD2	G3	Digital IO power supply 2.	PE3	G11	GPIO
PE4	G12	GPIO	PE5	G13	GPIO
PB5	H1	GPIO	PB6	H2	GPIO
DVDD	H11	Digital power supply.	PE2	H12	GPIO
DECOUPLE	H13	Decouple output for on-chip voltage regulator. An external decoupling ca- pacitor is required at this pin.	PD14	J1	GPIO (5V)
PD15	J2	GPIO (5V)	PE1	J12	GPIO (5V)
VREGVDD	J13	Voltage regulator VDD input	PC0	K1	GPIO (5V)

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description	
PB2	11	GPIO	PB3	12	GPIO	
PB4	13	GPIO	PB5	14	GPIO	
PB6	15	GPIO	VSS	16 32 59 83	Ground	
PC0	18	GPIO (5V)	PC1	19	GPIO (5V)	
PC2	20	GPIO (5V)	PC3	21	GPIO (5V)	
PC4	22	GPIO	PC5	23	GPIO	
PB7	24	GPIO	PB8	25	GPIO	
PA7	26	GPIO	PA8	27	GPIO	
PA9	28	GPIO	PA10	29	GPIO	
PA11	30	GPIO	PA12	33	GPIO (5V)	
PA13	34	GPIO (5V)	PA14	35	GPIO	
RESETn	36	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.	PB9	37	GPIO (5V)	
PB10	38	GPIO (5V)	PB11	39	GPIO	
PB12	40	GPIO	AVDD	41	Analog power supply.	
PB13	42	GPIO	PB14	43	GPIO	
PD0	45	GPIO (5V)	PD1	46	GPIO	
PD2	47	GPIO (5V)	PD3	48	GPIO	
PD4	49	GPIO	PD5	50	GPIO	
PD6	51	GPIO	PD7	52	GPIO	
PD8	53	GPIO	PC7	54	GPIO	
VREGVSS	55	Voltage regulator VSS	VREGSW	56	DCDC regulator switching node	
VREGVDD	57	Voltage regulator VDD input	DVDD	58	Digital power supply.	
DECOUPLE	60	Decouple output for on-chip voltage regulator. An external decoupling ca- pacitor is required at this pin.	PE1	61	GPIO (5V)	
PE2	62	GPIO	PE3	63	GPIO	
PE4	64	GPIO	PE5	65	GPIO	
PE6	66	GPIO	PE7	67	GPIO	
PC8	68	GPIO (5V)	PC9	69	GPIO (5V)	
PC10	70	GPIO (5V)	PC11	71	GPIO (5V)	
VREGI	72	Input to 5 V regulator.	VREGO	73	Decoupling for 5 V regulator and regu- lator output. Power for USB PHY in USB-enabled OPNs	
PF10	74	GPIO (5V)	PF11	75	GPIO (5V)	
PF0	76	GPIO (5V)	PF1	77	GPIO (5V)	

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description	
PF2	78	GPIO	VBUS	79	USB VBUS signal and auxiliary input to 5 V regulator.	
PF12	80	GPIO	PF5	81	GPIO	
PF6	84	GPIO	PF7	85	GPIO	
PF8	86	GPIO	PF9	87	GPIO	
PD9	88	GPIO	PD10	89	GPIO	
PD11	90	GPIO	PD12	91	GPIO	
PE8	92	GPIO	PE9	93	GPIO	
PE10	94	GPIO	PE11	95	GPIO	
PE12	96	GPIO	PE13	97	GPIO	
PE14	98	GPIO	PE15	99	GPIO	
PA15	100	GPIO				
Note: 1. GPIO wit	Note: 1. GPIO with 5V tolerance are indicated by (5V).					



## Figure 5.14. EFM32GG11B4xx in QFP64 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 5.20 GPIO Functionality Table or 5.21 Alternate Functionality Overview.

Table 5.14. EFM32GG11B4xx in QFP64 Device Pinout
--

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PA0	1	GPIO	PA1	2	GPIO
PA2	3	GPIO	PA3	4	GPIO
PA4	5	GPIO	PA5	6	GPIO
IOVDD0	7 26 55	Digital IO power supply 0.	VSS	8 22 56	Ground
PB3	9	GPIO	PB4	10	GPIO
PB5	11	GPIO	PB6	12	GPIO

## 5.20 GPIO Functionality Table

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows the name of each GPIO pin, followed by the functionality available on that pin. Refer to 5.21 Alternate Functionality Overview for a list of GPIO locations available for each function.

GPIO Name	Pin Alternate Functionality / Description						
	Analog	EBI	Timers	Communication	Other		
PA15	BUSAY BUSBX LCD_SEG12	EBI_AD08 #0	TIM3_CC2 #0	ETH_MIIRXCLK #0 ETH_MDIO #3 US2_CLK #3	PRS_CH15 #0		
PE15	BUSCY BUSDX LCD_SEG11	EBI_AD07 #0	TIM2_CDTI2 #2 TIM3_CC1 #0	ETH_RMIITXD0 #0 ETH_MIIRXD3 #0 SDIO_CMD #1 US0_RTS #0 QSPI0_DQS #1 LEU0_RX #2	PRS_CH14 #2 ETM_TD3 #4		
PE14	BUSDY BUSCX LCD_SEG10	EBI_AD06 #0	TIM2_CDTI1 #2 TIM3_CC0 #0	ETH_RMIITXD1 #0 ETH_MIIRXD2 #0 SDIO_CLK #1 US0_CTS #0 QSPI0_SCLK #1 LEU0_TX #2	PRS_CH13 #2 ETM_TD2 #4		
PE13	BUSCY BUSDX LCD_SEG9	EBI_AD05 #0	TIM1_CC3 #1 TIM2_CC2 #3 LE- TIM0_OUT1 #4	SDIO_CLK #0 ETH_MIIRXD1 #0 US0_TX #3 US0_CS #0 U1_RX #4 I2C0_SCL #6	LES_ALTEX7 PRS_CH2 #3 ACMP0_O #0 ETM_TD1 #4 GPIO_EM4WU5		
PE12	BUSDY BUSCX LCD_SEG8	EBI_AD04 #0	TIM1_CC2 #1 TIM2_CC1 #3 WTIM0_CDTI2 #0 LETIM0_OUT0 #4	SDIO_CMD #0 ETH_MIIRXD0 #0 US0_RX #3 US0_CLK #0 U1_TX #4 I2C0_SDA #6	CMU_CLK1 #2 CMU_CLKI0 #6 LES_ALTEX6 PRS_CH1 #3 ETM_TD0 #4		
PE11	BUSCY BUSDX LCD_SEG7	EBI_AD03 #0 EBI_CS3 #4	TIM1_CC1 #1 TIM4_CC2 #7 WTIM0_CDTI1 #0	SDIO_DAT0 #0 QSPI0_DQ7 #0 ETH_MIIRXDV #0 US0_RX #0	LES_ALTEX5 PRS_CH3 #2 ETM_TCLK #4		
PE10	BUSDY BUSCX LCD_SEG6	EBI_AD02 #0 EBI_CS2 #4	TIM1_CC0 #1 TIM4_CC1 #7 WTIM0_CDTI0 #0	SDIO_DAT1 #0 QSPI0_DQ6 #0 ETH_MIIRXER #0 US0_TX #0	PRS_CH2 #2 GPIO_EM4WU9		
PE9	BUSCY BUSDX LCD_SEG5	EBI_AD01 #0 EBI_CS1 #4	TIM4_CC0 #7 PCNT2_S1IN #1	SDIO_DAT2 #0 QSPI0_DQ5 #0 US5_RX #0	PRS_CH8 #2		
PE8	BUSDY BUSCX LCD_SEG4	EBI_AD00 #0 EBI_CS0 #4	TIM2_CDTI0 #2 TIM4_CC2 #6 PCNT2_S0IN #1	SDIO_DAT3 #0 QSPI0_DQ4 #0 US5_TX #0 I2C2_SDA #0	PRS_CH3 #1		
PI9		EBI_A14 #2	TIM1_CC3 #7 TIM4_CC1 #3	US4_CS #3			
PI6		EBI_A11 #2	TIM1_CC0 #7 TIM4_CC1 #2 WTIM3_CC0 #5	US4_TX #3			

## Table 5.20. GPIO Functionality Table

Alternate	Alternate LOCATION		
Functionality	0 - 3	4 - 7	Description
	0: PA14		LCD external supply bypass in step down or charge pump mode. If using the LCD in step-down or charge pump mode, a 1 uF (minimum) capacitor between this pin and VSS is required.
LCD_BEXT			To reduce supply ripple, a larger capcitor of approximately 1000 times the total LCD segment capacitance may be used.
			If using the LCD with the internal supply source, this pin may be left unconnected or used as a GPIO.
	0: PE4		
LCD_COM0			LCD driver common line number 0.
	0: PE5		
LCD_COM1			LCD driver common line number 1.
	0: PE6		
LCD_COM2			LCD driver common line number 2.
	0: PE7		
LCD_COM3			LCD driver common line number 3.
	0: PF2		
LCD_SEG0			LCD segment line 0.
	0: PF3		
LCD_SEG1			LCD segment line 1.
	0: PF4		
LCD_SEG2			LCD segment line 2.
	0: PF5		
LCD_SEG3			LCD segment line 3.
	0: PE8		
LCD_SEG4			LCD segment line 4.
	0: PE9		
LCD_SEG5			LCD segment line 5.
	0: PE10		
LCD_SEG6			LCD segment line 6.
		1	1

Alternate Functionality	LOC <i>A</i> 0 - 3	ATION 4 - 7	Description
LCD_SEG33	0: PB1		LCD segment line 33.
LCD_SEG34	0: PB2		LCD segment line 34.
LCD_SEG35	0: PA7		LCD segment line 35.
LCD_SEG36	0: PA8		LCD segment line 36.
LCD_SEG37	0: PA9		LCD segment line 37.
LCD_SEG38	0: PA10		LCD segment line 38.
LCD_SEG39	0: PA11		LCD segment line 39.
LES_ALTEX0	0: PD6		LESENSE alternate excite output 0.
LES_ALTEX1	0: PD7		LESENSE alternate excite output 1.
LES_ALTEX2	0: PA3		LESENSE alternate excite output 2.
LES_ALTEX3	0: PA4		LESENSE alternate excite output 3.
LES_ALTEX4	0: PA5		LESENSE alternate excite output 4.
LES_ALTEX5	0: PE11		LESENSE alternate excite output 5.

Dimension	Min	Тур	Мах			
A	_	1.15	1.20			
A1	0.05	—	0.15			
A2	0.95	1.00	1.05			
b	0.17	0.22	0.27			
b1	0.17	0.20	0.23			
С	0.09	_	0.20			
c1	0.09	—	0.16			
D		12.00 BSC				
D1	10.00 BSC					
e	0.50 BSC					
E		12.00 BSC				
E1		10.00 BSC				
L	0.45	0.60	0.75			
L1		1.00 REF				
R1	0.08	—	—			
R2	0.08	_	0.20			
S	0.20 — —					
θ	0	0 3.5 7				
θ1	0	0 — 0.10				
θ2	11	12 13				
θ3	11	12 13				
Note:	· ·	· ·				

# Table 11.1. TQFP64 Package Dimensions

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## Table 11.2. TQFP64 PCB Land Pattern Dimensions

Dimension	Min	Мах
C1	11.30	11.40
C2	11.30	11.40
E	0.50	BSC
x	0.20	0.30
Y	1.40	1.50

### Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size can be 1:1 for all pads.
- 7. A No-Clean, Type-3 solder paste is recommended.
- 8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### 11.3 TQFP64 Package Marking



Figure 11.3. TQFP64 Package Marking

The package marking consists of:

- PPPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code. The first letter is the device revision.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.